Академический Документы
Профессиональный Документы
Культура Документы
MAIN PCB
L3
L3
CT2
T2
T3
5
LA1823
FM/AM IF
AM 'RF
FM 'RF
TUNER
BLOCK DIAGRAM
EQ
LC75342
6
KEY BOARD
POWER AMP
BA5417
CD
CD MECH LC72131 LCD
SANYO LA9240 DISPLAY
DA11B3N
LC78622NE
POWER SUPPLY
LA1823
FM/AM IF
AM 'RF
FM 'RF
TUNER
BLOCK DIAGRAM
EQ
LC75342
6
KEY BOARD
POWER AMP
BA5417
CD
CD MECH LC72131 LCD
SANYO LA9240 DISPLAY
DA11B3N
LC78622NE
POWER SUPPLY
R-OUT L-OUT
R-IN L-IN
CN303 CNP902
CN903
CD DECK
CNP901
CN902
WIRING DIAGRAM
CN302
7
CN901
MAIN PCB LEAF SWITCH
CN301
CN402 CN403
FM ANTENNA 75
CNP903
CN404 CN401
CNP401
CNP403
BA5417
T. S. D
30K 30K
30K 30K
ST.BY
45 45
POWER
BS Vcc BS FILTER
GND1
GND2
GND
PRE
PRE
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
LA1823
Vtune
FM Ant
BPF AM MONO
FM ST
R-OUT L-OUT
24 23 22 21 20 19 18 17 16 15 14 13
FM
MIX TRIG
AM AM
RF MIX FM AM AGC
SD ST S-METER DET
OSC
AM BUFFER
OSC IF FM AM
BUFFER IF IF
REG V CC 1 GND1
1 2 3 4 5 6 7 8 9 10 11 12
AM Ant
8
LA6541D
V cc 1
- 30 V CC
+
Mute 2 29 VREF
11K 11K
V IN1 3 28 VIN 4
Level shift Level shift
1 4
V G1 4 27 VG 4
Vo1 5 26 Vo8
BTL AMP BTL AMP
1 4
Vo3 6 25 V o 7
GND 7 24 GND
V CC
GND 8 23 GND
-
GND 9 + 22 GND
Level shift
V o 3 10 21 V o 6
VG 2 12 19 V G3
REG OUT 14 17 CD
Regulator RESET
REG IN 15 16 RES
9
VCC1
VCC2
REFI
LDD
DRF
CLK
LDS
BH1
DEF
DAT
PH1
FSS
LA9241M
LF2
VR
CE
CL
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
APC REF
RF DET 48 NC
FIN2 1
FIN1 2 47 TBC
VCA
I/V
E 3 46 FSC
VCA Microcontroller
BAL INTERFACE SLC 45 DGND
F 4
44 SLI
TB 5 43 SLC
-
_ TE 42 RFS
TE 6
TE 7
41 RFSM
RF Amp
TESI 8 +
T.SERVO & T.LOGIC 40 CV
SCI 9 -
39 CV
38 SLOF
TH 10 37 HFL
36 TES
TA 11
35 TOFF
_
TD 12 34 TGL
JP 14
TO 15
FD 16
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
SPG
FE
NC
AGND
SPD
SLD
SP
+
SLEQ
-
FA
_
_
SL
SL
FE
SP
FD
FA
JP
LC78622NE
TEST4
TEST5
TEST3
TEST2
TEST1
EFMO
TST11
VV DD
VV SS
ISET
PDO
PCK
V DD
V SS
TAI
FR
t
Synchronizaion interpolation
FSEQ dejection and muting C2F
EFM demodulation
Billingual
Digital
DOUT
CLV+ output
CLV digital C1 and C2 error delection
servo and correction Digital
CLV-
Flag processing attenuator
V/P
PW
SBCK Subcode
separation 8 x oversamping
SBSY
OCRC digital fillors
SFSY
CS
WRQ Microprocessor 1- bit DAC
interlace
SQOUT
CQCK
L.P.F.
COIN Servo General-purpose Crystal oscillator system
RWC command ports Timing generation
HFL
TES
TOFF
JP-
JP+
RES
TGL
PCCL
CONT1
CONT2
CONT3
CONT4
CONT5
EMPH/CONT6
EFLG
46M
4.2M
XV SS
F5X
XIN
XOUT
XV DD
RV SS
RV DD
MUTER/CONT8
RCHO
LCHO
MUTER/CONT7
LV SS
LV DD
10
LC72131, 72131M
XOUT
AIN
12bits PROGRAMMABLE
AMIN
DIVIDER
CE
CL
DO
POWER
V DD ON
RESET
V SS
V DD V SS TEST
LC7461M
V DD
Ko 0
Key V DD
output
timing
signal
generator
OUT
Output
circuit
Ko 7
F osc/12
OSC1
Oscillator Divider Decoder
OSC2
KI 0
Key
Key data
entry Custom code
register
circuit register
KI 3
CO C5
11
+
3.7K
1 F
2700pF
2.2 F
+
PA
0.1 F
0.1 F
LTRE
LOUT
LBASS2
LSELO
LBASS1
LIN 9
8
7
6
5
10
LC75342,75342M
1 F
+ L4
-
11
- - +
+ +
1 F TEST
+ L3
4
12
1 F VSS
+ L2
3
13
+
LVref -
1 F - Control circuit
L1 + CE
+
2
NC D1 Micro-
1
12
1 F
+ R1 CL
14 15 16 17
30
+
-
1 F Control circuit -
RVref +
+
R2
18
VDD
1 F
29
+
R3
19
1 F + +
+
R4 - - Vref +
+ -
20
28
NC
27
24
25
26
PA
22 RIN
+
ROUT
21 RSELO
RBASS2
RBASS1
0.1 F
0.1 F
2.2 F
1 F
23 RTRE 2700pF
+
3.7K