Вы находитесь на странице: 1из 17

LAPORAN PRAKTIKUM

SISTEM DAN RANGKAIAN DIGITAL


LABORATORIUM DASAR TEKNIK ELEKTRO

Oleh:

YOGA ASWARI
NIM : 180711054

PROGRAM STUDI TEKNIK ELEKTRO S1


FAKULTAS TEKNIK
UNIVERSITAS RIAU
2019

i
ii
iii
DAFTAR ISI

LEMBAR RESPONSI ...................................................................................... ii


DAFTAR ISI ...................................................................................................... iv
DAFTAR GAMBAR ......................................................................................... ix
DAFTAR TABEL ............................................................................................. xiv
PERCOBAAN I : DASAR LOGIKA AND ..................................................... 1
1.1 Tujuan...................................................................................................... 1
1.2 Teori Dasar .............................................................................................. 1
1.3 Alat dan Bahan ........................................................................................ 2
1.4 Prossedur dan Rangkaian Percobaan ....................................................... 3
1.4.1 Prosedur percobaan ........................................................................ 3
1.4.2 Rangkaian Percobaan ..................................................................... 5
1.5 Lembar Pengambilan Data ...................................................................... 6
1.6 Analisa Data ............................................................................................ 10
1.7 Evaluasi ................................................................................................... 12
1.8 Kesimpulan.............................................................................................. 13

PERCOBAAN II : DASAR LOGIKA OR ...................................................... 14


2.1 Tujuan...................................................................................................... 14
2.2 Teori Dasar .............................................................................................. 14
2.3 Alat dan Bahan ........................................................................................ 16
2.4 Prossedur dan Rangkaian Percobaan ....................................................... 16
2.4.1 Prosedur percobaan ........................................................................ 16
2.4.2 Rangkaian Percobaan ..................................................................... 19
2.5 Lembar Pengambilan Data ...................................................................... 20
2.6 Analisa Data ............................................................................................ 24
2.7 Evaluasi ................................................................................................... 25
2.8 Kesimpulan.............................................................................................. 26

iv
PERCOBAAN III : DASAR LOGIKA INVERT, NAND DAN NOR ......... 27
3.1 Tujuan ........................................................................................................ 27
3.2 Teori Dasar .............................................................................................. 27
3.3 Alat dan Bahan ........................................................................................ 29
3.4 Prossedur dan Rangkaian Percobaan ....................................................... 30
3.4.1 Prosedur percobaan ........................................................................ 30
3.4.2 Rangkaian Percobaan ..................................................................... 33
3.5 Lembar Pengambilan Data ...................................................................... 34
3.6 Analisa Data ............................................................................................ 41
3.7 Evaluasi ................................................................................................... 41
3.8 Kesimpulan.............................................................................................. 42

PERCOBAAN IV: DASAR LOGIKA AND DENGAN MENGGUNAKAN


IC ....................................................................................... 43
4.1 Tujuan...................................................................................................... 43
4.2 Teori Dasar .............................................................................................. 43
4.3 Alat dan Bahan ........................................................................................ 45
4.4 Prossedur dan Rangkaian Percobaan ....................................................... 45
4.4.1 Prosedur percobaan ........................................................................ 45
4.4.2 Rangkaian Percobaan ..................................................................... 47
4.5 Lembar Pengambilan Data ...................................................................... 48
4.6 Analisa Data ............................................................................................ 52
4.7 Evaluasi ................................................................................................... 54
4.8 Kesimpulan.............................................................................................. 54

PERCOBAAN V : DASAR LOGIKA OR DENGAN MENGGUNAKAN


IC ....................................................................................... 55
5.1 Tujuan...................................................................................................... 55
5.2 Teori Dasar .............................................................................................. 55
5.3 Alat dan Bahan ........................................................................................ 57
5.4 Prossedur dan Rangkaian Percobaan ....................................................... 57
v
5.4.1 Prosedur percobaan ........................................................................ 57
5.4.2 Rangkaian Percobaan ..................................................................... 59
5.5 Lembar Pengambilan Data ...................................................................... 60
5.6 Analisa Data ............................................................................................ 64
5.7 Evaluasi ................................................................................................... 66
5.8 Kesimpulan.............................................................................................. 66

PERCOBAAN VI : DASAR LOGIKA INVERTER DENGAN


MENGGUNAKAN IC ..................................................... 67
6.1 Tujuan...................................................................................................... 67
6.2 Teori Dasar .............................................................................................. 67
6.3 Alat dan Bahan ................................................................................. ...... 69
6.4 Prosedur dan Rangkaian Percobaan ................................................. ...... 69
6.4.1 Prosedur percobaan ................................................................. ...... 69
6.4.2 Rangkaian Percobaan .............................................................. ...... 70
6.5 Lembar Pengambilan Data ............................................................... ...... 72
6.6 Analisa Data ..................................................................................... ...... 77
6.7 Evaluasi ............................................................................................ ...... 78
6.8 Kesimpulan....................................................................................... ...... 79

PERCOBAAN VII : DASAR LOGIKA NAND DENGAN


MENGGUNAKAN IC ..................................................... 80
7.1 Tujuan...................................................................................................... 80
7.2 Teori Dasar .............................................................................................. 80
7.3 Alat dan Bahan ........................................................................................ 81
7.4 Prossedur dan Rangkaian Percobaan ....................................................... 81
7.4.1 Prosedur percobaan ........................................................................ 81
7.4.2 Rangkaian Percobaan ..................................................................... 84
7.5 Lembar Pengambilan Data ...................................................................... 71
7.6 Analisa Data ............................................................................................ 89
7.7 Evaluasi ................................................................................................... 92
vi
7.8 Kesimpulan.............................................................................................. 92

PERCOBAAN VIII: DASAR LOGIKA NOR DENGAN MENGGUNAKAN


IC ....................................................................................... 93
8.1 Tujuan ................................................................................................... 93
8.2 Teori Dasar............................................................................................ 93
8.3 Alat dan Bahan ...................................................................................... 94
8.4 Prossedur dan Rangkaian Percobaan .................................................... 94
8.4.1 Prosedur percobaan ..................................................................... 94
8.4.2 Rangkaian Percobaan .................................................................. 95
8.5 Lembar Pengambilan Data .................................................................... 97
8.6 Analisa Data .......................................................................................... 101
8.7 Evaluasi ................................................................................................. 104
8.8 Kesimpulan ........................................................................................... 104

PERCOBAAN IX : LOGIKA EXCLUSIF-OR DENGAN MENGGUNAKAN


IC ....................................................................................... 105
9.1 Tujua ..................................................................................................... 105
9.2 Teori Dasar............................................................................................ 105
9.3 Alat dan Bahan ...................................................................................... 106
9.4 Prossedur dan Rangkaian Percobaan .................................................... 106
9.4.1 Prosedur percobaan ..................................................................... 106
9.4.2 Rangkaian Percobaan .................................................................. 108
9.5 Lembar Pengambilan Data .................................................................... 109
9.6 Analisa Data .......................................................................................... 113
9.7 Evaluasi ................................................................................................. 114
9.8 Kesimpulan ........................................................................................... 115

PERCOBAAN X : RANGKAIAN PRAKTIS GERBANG-NAND .............. 116


10.1 Tujuan ................................................................................................ 116
10.2 Teori Dasar............................................................................................ 116
vii
10.3 Alat dan Bahan ...................................................................................... 117
10.4 Prossedur dan Rangkaian Percobaan .................................................... 117
10.4.1 Prosedur percobaan ..................................................................... 117
10.4.2 Rangkaian Percobaan .................................................................. 119
10.5 Lembar Pengambilan Data .................................................................... 120
10.6 Analisa Data .......................................................................................... 125
10.7 Evaluasi ................................................................................................. 127
10.8 Kesimpulan ........................................................................................... 127

PERCOBAAN XI : RANGKAIAN PRAKTIS GERBANG-NOR ............... 128


11.1 Tujuan ................................................................................................... 128
11.2 Teori Dasar............................................................................................ 128
11.3 Alat dan Bahan ...................................................................................... 129
11.4 Prossedur dan Rangkaian Percobaan .................................................... 129
11.4.1 Prosedur percobaan ................................................................... 129
11.4.2 Rangkaian Percobaan ................................................................ 132
11.5 Lembar Pengambilan Data .................................................................... 133
11.6 Analisa Data .......................................................................................... 135
11.7 Evaluasi ................................................................................................. 137
11.8 Kesimpulan ........................................................................................... 137

viii
DAFTAR GAMBAR

Gambar 1.1 Gerbang dasar logika AND 2 masukan .................................. 2


Gambar 1.2 Rangkaian logika AND 2 masukan ........................................ 5
Gambar 1.3 Rangkaian percobaan AND dengan 3 input ........................... 5
Gambar 1.4 Simbol konvensional gerbang AND 2 masukan ..................... 10
Gambar 1.5 Simbol konvensional gerbang AND 3 masukan ..................... 10
Gambar 1.6 Simbol ANSI/IEEE AND 2 masukan ..................................... 11
Gambar 1.7 Simbol ANSI/IEEE AND 3 masukan ..................................... 11
Gambar 1.8 Gerbang AND dengan input D0,D1, dan output Y ................ 12
Gambar 2.1 Gerbang dasar logika OR 2 masukan ..................................... 14
Gambar 2.2 Rangkaian logika OR 2 masukan ........................................... 15
Gambar 2.3 Rangkaian percobaan OR 2 input ........................................... 19
Gambar 2.4 Rangkaian percobaan OR 3 input ........................................... 19
Gambar 2.5 Simbol konvensional gerbang OR 2 masukan ........................ 24
Gambar 2.6 Simbol konvensional gerbang OR 3 masukan ........................ 24
Gambar 2.7 Simbol ANSI/IEEE OR 2 masukan ........................................ 25
Gambar 2.8 Simbol ANSI/IEEE OR 3 masukan ........................................ 25
Gambar 3.1 Gerbang dasar logika NOT ..................................................... 28
Gambar 3.2 Gerbang dasar logika NAND 2 masukan ............................... 28
Gambar 3.3 Gerbang dasar logika NOR 2 masukan .................................. 29
Gambar 3.4 Rangkaian logika invert .......................................................... 33
Gambar 3.5 Rangkaian logika NAND ........................................................ 33
Gambar 3.6 Rangkaian percobaan gerbang NOR ...................................... 33
Gambar 3.7 Simbol logika INVERT .......................................................... 40
Gambar 3.8 Simbol ANSI/IEEE gerbang INVERT ................................... 40
Gambar 3.9 Simbol logika NAND 2 masukan ........................................... 40
Gambar 3.10 Simbol ANSI/IEEE NAND 2 masukan .................................. 40
Gambar 3.11 Simbol konvensional NOR 2 masukan ................................... 41
ix
Gambar 3.12 Simbol ANSI/IEEE gerbang NOR 2 input ............................. 41
Gambar 4.1 Gambar IC AND 7408 ............................................................ 44
Gambar 4.2 IC AND 7408 .......................................................................... 45
Gambar 4.3 Rangkaian percobaan logika AND 2 masukan ....................... 47
Gambar 4.4 Rangkaian percobaan logika AND 3 masukan ....................... 47
Gambar 4.5 Simbol konvensional gerbang AND 2 masukan ..................... 52
Gambar 4.6 Simbol ANSI/IEEE gerbang AND 2 masukan ....................... 52
Gambar 4.7 Simbol konvensional gerbang AND 3 masukan ..................... 52
Gambar 4.8 Simbol ANSI/IEEE gerbang AND 3 masukan ....................... 52
Gambar 4.9 Gambar simbol ekspresi logika titik E dalam bentuk A dan B 53
Gambar 4.10 Gambar simbol ekspresi logika titik D dalam bentuk E dan C 53
Gambar 4.11 Gambar simbol ekspresi logika titik D dalam bentuk A dan B 53
Gambar 5.1 Gambar IC OR 7432 ................................................................. 56
Gambar 5.2 IC OR 7432 ............................................................................... 57
Gambar 5.3 Rangkaian percobaan logika OR 2 masukan ............................ 59
Gambar 5.4 Rangkaian percobaan logika OR 3 masukan ............................ 59
Gambar 5.5 Simbol ekspresi gerbang OR 2 masukan .................................. 64
Gambar 5.6 Simbol konvensional gerbang OR 3 masukan .......................... 64
Gambar 5.7 Simbol ANSI/IEEE OR 3 masukan .......................................... 64
Gambar 5.8 Simbol ekspresi logika titik E dalam A dan B .......................... 64
Gambar 5.9 Gambar simbol ekspresi logika titik D dalam bentuk E dan C . 65
Gambar 5.10 Gambar simbol ekspresi logika titik D dalam bentuk A, B dan
C ............................................................................................... 65
Gambar 6.1 Simbol gerbang INVERT ....................................................... 68
Gambar 6.2 Konfigurasi pin IC NOT 7404 ................................................ 68
Gambar 6.3 Gambar ic invert 7404 ............................................................ 69
Gambar 6.4 Rangkaian percobaan gerbang INVERT ................................ 70
Gambar 6.5 Rangkaian percobaan gerbang NOR 2 masukan .................... 71
Gambar 6.6 Rangkaian percobaan gerbang logika NAND 2 masukan ...... 71
Gambar 6.7 Simbol konvensional gerbang NOT ....................................... 77
Gambar 6.8 Simbol ANSI/IEEE gerbang NOT .......................................... 77
x
Gambar 6.9 Simbol logika NAND 2 masukan ........................................... 77
Gambar 6.10 Simbol ANSI/IEEE logika NAND 2 masukan ....................... 77
Gambar 6.11 Simbol logika NOR 2 masukan .............................................. 77
Gambar 6.12 Simbol ANSI/IEEE NOR 2 masukan ..................................... 77
Gambar 6.13 Simbol konvensional logika INVERTER ............................... 78
Gambar 6.14 Simbol ANSI/IEEE logika INVERTER ................................. 78
Gambar 7.1 Konfigurasi IC NAND 7420 empat masukan ......................... 81
Gambar 7.2 Konfigurasi IC NAND 7400 dua masukan ............................. 81
Gambar 7.3 Diagram skematik IC NAND 7400 ........................................ 82
Gambar 7.4 Diagram skematik IC NAND 7420 ........................................ 83
Gambar 7.5 Rangkaian gerbang NAND 2 masukan menggunakan IC
7400 ........................................................................................ 84
Gambar 7.6 Rangkaian gerbang NAND 4 masukan menggunakan IC
7402 ....................................................................................... 84
Gambar 7.7 Simbol logika NAND 2 masukan ........................................... 89
Gambar 7.8 Simbol ANSI/IEEE NAND 2 masukan .................................. 89
Gambar 7.9 Simbol konvensional NAND 4 masukan ................................ 90
Gambar 7.10 Simbol ANSI/IEEE NAND 4 masukan .................................. 91
Gambar 8.1 Konfigurasi pin IC 7402 NOR ................................................ 94
Gambar 8.2 Diagram skematik IC NOR 7402 ........................................... 94
Gambar 8.3 Rangkaian percobaan NOR 2 masukan menggunakan IC
7402 ........................................................................................ 95
Gambar 8.4 Rangkaian percobaan NOR 3 masukan menggunakan
7402 dengan 2 gerbang NOR ................................................ 96
Gambar 8.5 Simbol konvensional NOR 2 masukan ................................... 101
Gambar 8.6 Simbol konvensional NOR 3 masukan ................................... 101
Gambar 8.7 Simbol ANSI/IEEE NOR 2 masukan ..................................... 102
Gambar 8.8 Simbol ANSI/IEEE NOR 3 masukan .................................... 102
Gambar 8.9 Gambar simbol ekspresi logika untuk titik E dalam
bentuk A dan B ....................................................................... 103
Gambar 8.10 Simbol nekspresi logika titik D dalam C dan E ...................... 103
xi
Gambar 9.1 Simbol gerbang logika XOR .................................................. 106
Gambar 9.2 Simbol gerbang logika XNOR................................................ 106
Gambar 9.3 Diagram skematik IC EX-OR 7486 ........................................ 106
Gambar 9.4 Rangkaian percobaan EX-OR 2 masukan .............................. 108
Gambar 9.5 Rangkaian percobaan EX-NOR 2 masukan ........................... 108
Gambar 9.6 Ekspresi simbolik titik C logika EX-OR ................................ 113
Gambar 9.7 Ekspresi simbolik logika EX-OR 2 masukan ......................... 113
Gambar 9.8 2 bentuk berbeda pada gerbang EX-NOR .............................. 113
Gambar 9.9 ANSI/IEEE logika EX-NOR .................................................. 113
Gambar 9.10 Ekspresi simbolik titik D dengan input A dan B .................... 113
Gambar 9.11 Ekspresi simbolik titik C dalam bentuk D .............................. 113
Gambar 10.1 Simbol gerbang NAND 2 masukan ........................................ 116
Gambar 10.2 Ekspresi Boolean keluaran NAND 2 masukan ....................... 116
Gambar 10.3 Gerbang NOT di konversikan ke dalam gerbang NAND
dan NOR ................................................................................. 117
Gambar 10.4 Gerbang AND di konversikan ke dalam gerbang NAND
dan NOR ................................................................................. 117
Gambar 10.5 Rangkaian gerbang NAND IC 7400 ....................................... 117
Gambar 10.6 Rangkaian gerbang NAND boolean ....................................... 119
Gambar 10.7 Rangkaian gerbang NAND boolean 2 masukan ..................... 119
Gambar 10.8 Rangkaian percobaan Boolean NAND 2 masukan ................. 119
Gambar 10.9 Simbol konvensional INVERT gerbang NAND .................... 125
Gambar 10.10 Ekspresi simbolik logika praktis NAND ............................. 125
Gambar 10.11 Ekspresi Boolean gerbang NAND ....................................... 125
Gambar 10.12 Substitusi gerbang NAND 2 masukan dan 2 keluaran ......... 125
Gambar 10.13 Ekspresi Boolean gerbang NAND ....................................... 125
Gambar 10.14 Ekspresi Boolean logika praktis gerbang NAND................. 125
Gambar 11.1 Simbol gerbang NOR 2 masukan ......................................... 128
Gambar 11.2 Ekspresi Boolean keluaran NOR 2 masukan .......................... 128
Gambar 11.3 Gerbang NOT di konversikan ke dalam gerbang NAND
dan NOR ................................................................................ 129
xii
Gambar 11.4 Gerbang OR di konversikan ke gerbang NAND dan NOR .... 129
Gambar 11.5 Rangkaian gerbang NOR IC 7408 .......................................... 129
Gambar 11.6 Rangkaian gerbang NOR boolean .......................................... 130
Gambar 11.7 Rangkaian NOR 2 masukan boolean ...................................... 131
Gambar 11.8 Rangkaian NOR Boolean ....................................................... 132
Gambar 11.9 Rangkaian NOR Boolean 2 masukan ..................................... 132
Gambar 11.10 Rangkaian percobaan Boolean NOR 2 masukan ................. 132
Gambar 11.11 Ekspresi Boolean gerbang NOR........................................... 135
Gambar 11.12 Ekspresi Boolean NOR 2 masukan ...................................... 135
Gambar 11.13 Substitusi konvensional gerbang NOR................................. 135
Gambar 11.14 Ekspresi Boolean NOR 2 masukan ...................................... 135
Gambar 11.15 Ekspresi Boolean NOR 1 masukan ...................................... 135

xiii
DAFTAR TABEL

Tabel 1.1 Tabel kebenaran logika AND 2 masukan ....................................... 2


Tabel 1.2 Tabel kebenaran logika AND 2 masukan ....................................... 3
Tabel 1.3 Tabel gerbang AND 4 kombinasi BUKA TUTUP ........................ 3
Tabel 1.4 Tabel logika AND 3 masukan .......................................................... 4
Tabel 1.5 Tabel logika AND 8 kombinasi BUKA TUTUP ........................... 4
Tabel 1.6 Tabel kebenaran gerbang logika AND 2 masukan ........................ 6
Tabel 1.7 Tabel kebenaran gerbang logika AND 2 masukan ........................ 7
Tabel 1.8 Tabel kebenaran gerbang AND 3 masukan ................................. 8
Tabel 1.9 Tabel kebenaran logika AND 3 masukkan .................................. 9
Tabel 1.10 Tabel kebenaran gerbang AND 4 masukan ................................. 12
Tabel 2.1 Tabel kebenaran logika OR 2 masukan........................................... 15
Tabel 2.2 Tabel kebenaran logika OR 2 masukan........................................... 16
Tabel 2.3 Tabel logika OR 4 kombinasi BUKA TUTUP .............................. 17
Tabel 2.4 Tabel kebenaran logika OR 3 masukan........................................... 17
Tabel 2.5 Tabel logika OR 8 kombinasi BUKA TUTUP .............................. 18
Tabel 2.6 Tabel kebenaran gerbang logika OR 2 masukan............................ 20
Tabel 2.7 Tabel kebenaran Gerbang logika OR 2 masukan........................... 21
Tabel 2.8 Tabel kebenaran gerbang logika OR 3 masukkan ....................... 22
Tabel 2.9 Tabel kebenaran logika OR 3 masukkan ..................................... 23
Tabel 3.1 Tabel kebenaran gerbang NOT ........................................................ 28
Tabel 3.2 Tabel kebenaran logika NAND 2 masukan .................................... 28
Tabel 3.3 Tabel kebenaran logika NOR 2 masukan ....................................... 29
Tabel 3.4 Tabel kebenaran fungsi INVERT..................................................... 30
Tabel 3.5 Tabel logika NOT BUKA TUTUP .................................................. 30
Tabel 3.6 Tabel kebenaran logika NAND 2 masukan .................................... 30
Tabel 3.7 Tabel logika NAND 4 kombinasi BUKA TUTUP ........................ 37
Tabel 3.8 Tabel kebenaran logika NOR 2 masukan ....................................... 37
xiv
Tabel 3.9 Tabel logika NOR 4 kombinasi BUKA TUTUP ......................... 32
Tabel 3.10 Tabel kebenaran logika INVERT 1 masukkan ............................ 34
Tabel 3.11 Tabel kebenaran logika invert 1 masukkan.................................. 35
Tabel 3.12 Tabel kebenaran gerbang fungsi NAND 2 masukan ................... 36
Tabel 3.13 Tabel kebenaran gerbang logika NAND 2 masukkan ................. 36
Tabel 3.14 Tabel kenenaran gerbang fungsi NOR 2 masukan ...................... 38
Tabel 3.15 Tabel kenenaran gerbang fungsi NOR 2 masukan....................... 39
Tabel 4.1 Tabel kebenaran gerbang AND 2masukan ..................................... 45
Tabel 4.2 Tabel kebenaran AND 2 masukan ............................................... 46
Tabel 4.3 Tabel kebenaran AND 3 masukan ............................................... 46
Tabel 4.4 Tabel kebenaran gerbang logika AND 3 masukan dengan IC ..... 46
Tabel 4.5 Tabel kebenaran gerbang AND 2 masukkan dengan IC ............... 48
Tabel 4.6 Tabel kebenaran gerbang AND 2 masukkan dengan IC
kombinasi buka tutup ................................................................... 49
Tabel 4.7 Tabel kebenaran gerbang AND 3 masukkan dengan IC………... 50
Tabel 4.8 Tabel kebenaran gerbang AND 3 masukkan dengan IC
Kombinasi buka tutup .................................................................. 51
Tabel 5.1 Tabel kebenaran gerbang OR 2 masukan ..................................... 57
Tabel 5.2 Tabel kebenaran OR 2 masukan ................................................... 58
Tabel 5.3 Tabel kebenaran OR 3 masukkan ................................................. 58
Tabel 5.4 Tabel kebenaran gerbang logika OR masukan dengan IC ........... 58
Tabel 5.5 Tabel kebenaran gerbang logika OR 2 masukan .......................... 60
Tabel 5.6 Tabel kebenran gerbang OR 2 masukkan ..................................... 61
Tabel 5.7 Tabel kebenaran gerbang logika OR 3 masukkan ........................ 62
Tabel 5.8 Tabel kebenaran gerbang logika OR 3 masukkan ........................ 63
Tabel 6.1 Tabel kebenaran gerbang NOT ........................................................ 69
Tabel 6.2 Tabel kebenaran gerbang NAND 2 masukan ................................. 70
Tabel 6.3 Tabel kebenaran gerbang NOR 2 masukan .................................... 70
Tabel 6.4 Tabel kebenaran gerbang INVERT ................................................. 72
Tabel 6.5 Tabel kebenaran gerbang AND-INVERT 2 masukan ................... 73
Tabel 6.6 Tabel kebenaran gerbang AND-INVERT 2 masukan ................... 74
xv
Tabel 6.7 Tabel kebenaran gerbang OR-INVERT 2 masukkan ................... 75
Tabel 6.8 Tabel kebenaran gerbang OR-INVERT 2 masukkan ................... 76
Tabel 7.1 Tabel kebenaran NAND 2 masukan ................................................ 82
Tabel 7.2 Tabel kebenaran NAND 2 masukan ................................................ 82
Tabel 7.3 Tabel kebenaran NAND 4 masukan ................................................ 83
Tabel 7.4 Tabel hasil percobaan gerbang NAND 2 masukan ........................ 85
Tabel 7.5 Tabel hasil percobaan gerbang NAND 2 masukan ........................ 86
Tabel 7.6 Tabel hasil percobaan gerbang NAND 4 masukan ....................... 87
Tabel 7.7 Tabel hasil percobaan gerbang NAND 4 masukan ....................... 88
Tabel 8.1 Tabel kebenaran NOR 2 masukan ................................................... 94
Tabel 8.2 Tabel hasil percobaan gerbang NOR 2 masukan ........................... 97
Tabel 8.3 Tabel hasil percobaan gerbang NOR 2 masukan ........................... 98
Tabel 8.4 Tabel hasil percobaan gerbang NOR 3 masukan ......................... 99
Tabel 8.5 Tabel hasil percobaan gerbang NOR 3 masukan ........................ 100
Tabel 9.1 Tabel kebenaran gerbang EX-OR 2 masukan .............................. 107
Tabel 9.2 Tabel kebenaran Rangkaian EXOR 2 masukan ............................ 109
Tabel 9.3 Tabel kebenaran Rangkaian EXOR 2 masukan ......................... 110
Tabel 9.4 Tabel kebenaran Rangkaian EXNOR 2 masukan ....................... 111
Tabel 9.5 Tabel kebenaran Rangkaian EXNOR 2 masukan ....................... 112
Tabel 10.1 Tabel kebenaran NAND 1 masukan .......................................... 118
Tabel 10.2 Tabel kebenaran Gerbang Logika NAND 1 masukan
dengan IC 7400 ........................................................................... 120
Tabel 10.3 Tabel kebenaran Gerbang Logika NAND 2 masukan
dengan IC 7400........................................................................... 121
Tabel 10.4 Tabel kebenaran Gerbang Logika NAND 2 masukan ............... 122
Tabel 10.5 Tabel kebenaran Gerbang Logika NAND 3 masukan
dengan IC 7402 ........................................................................... 123
Tabel 10.6 Tabel kebenaran Gerbang Logika NAND 3 masukan ............... 124
Tabel 10.7 Tabel kebenaran bukti hukum de Morgen pertama ................... 127
Tabel 11.1 Tabel kebenaran Rangkaian Praktis Gerbang NOR ...................... 130
Tabel 11.2 Tabel kebenaran Rangkaian Praktis NOR 2 masukan .................. 130
xvi
Tabel 11.3 Tabel kebenaran Rangkaian Praktis NOR 3 masukan .................. 131
Tabel 11.4 Tabel kebenaran Rangkaian Praktis Gerbang NOR 3 masukan
dengan IC 7402 .................................................................................. 133
Tabel 11.5 Tabel kebenaran Rangkaian Praktis Gerbang NOR 3 masukan 135
Tabel 11.5 Tabel kebenaran Hukum de Morgan .............................................. 137

xvii

Вам также может понравиться