Академический Документы
Профессиональный Документы
Культура Документы
reviewer2@nptel.iitm.ac.in ▼
Unit 5 - Week 4:
Addressing Modes, Instruction Set and Instruction
Execution Flow
Course
outline
Assignment for Week 4
The due date for submitting this assignment has passed. Due on 2018-02-19, 23:59 IST.
How to access
the portal Submitted assignment
Control instruction
Week 2:
Fundamental of Data transfer instruction
Digital Computer
None of the above
Week 3: No, the answer is incorrect.
Addressing
Score: 0
Modes,
Instruction Set Accepted Answers:
and Instruction Data transfer instruction
Execution Flow
2) The instruction ADD R1, 30FF is of 1 point
Week 4:
Addressing A 3-address instruction format
Modes,
Instruction Set A 2-address instruction format
and Instruction
Execution Flow A 1-address instruction format
Week 5: Adds 30FF to the value in Accumulator and stores the sum in Accumulator
© 2014 NPTEL - Privacy & Terms - Honor Code - FAQs -
A project of In association with
Funded by
Week 7:
Organization and
Optimization of
Micro-
programmed
Controlled
Control Unit
Week 8:
Organization and
Optimization of 1->A; 2->D; 3->C; 4->B;
Micro-
1->D; 2->A; 3->B; 4->C;
programmed
Controlled 1->D; 2->A; 3->C; 4->B;
Control Unit
1->A; 2->D; 3->B; 4->C;
Week 9: Memory
No, the answer is incorrect.
Sub-system
Organization Score: 0
Accepted Answers:
Week 10: Memory 1->D; 2->A; 3->B; 4->C;
Sub-system
Organization 5) Consider a CPU with 8-bit data bus and 16-bit address bus. The memory is byte organized. 1 point
Consider the instruction format with one operand. Length of the instruction is three bytes and the first byte
Week 11: Memory indicates the op-code. Second byte indicates the lower eight bits address and third byte indicates the higher
Sub-system eight bits address. Consider the instruction “ADD FF 75”. This instruction adds the content of memory
Organization
location to accumulator. The instruction is stored in consecutive memory location starting from memory
location 7000H. We assume that Accumulator initially has the value of 20. In the figure given below, what
Week 12:
are the values in Memory Locations 7000, 7001, 7002 and Accumulator after the instruction ADD FF 75 is
Input/output
Subsystem executed ?
6) Consider an example of memory organization as shown in the figure below. Which value will be 1 point
loaded into the accumulator when the instruction “LOAD INDIRECT 5” is executed?
23
20
12
7) As per the example shown in the previous question, what will be the content of the accumulator 1 point
when the instruction “LOAD DIRECT 6” is executed?
25
23
None of these
The operation
9) For a 0-address instruction format, what would be the top element of the stack following 1 point
sequences of instructions?
PUSH 10; PUSH 5; PUSH 5; ADD; SUB; PUSH 20; PUSH 12; MULT; SUB.
12
240
20
10)How many bits of opcode is required to implement a CPU with 5 arithmetic and logical 1 point
instructions, 2 control instructions, and 4 data transfer instructions?