Академический Документы
Профессиональный Документы
Культура Документы
:
Mohamed Sathak A J College of Engineering
Siruseri IT Park, OMR, Chennai - 603103.
Assessment - I Exam
Date /Time Max. Marks 50 Marks
Subject with Code EC 8552 - Computer Architecture And Time 90 minutes
Organization
Branch ECE Year/Semester III/V
Course Objectives
The Student should be able
S. No. Course Objective
1 To make students understand the basic structure and operation of digital computer
2 To familiarize with implementation of fixed point and floating-point arithmetic operations
3 To study the design of data path unit and control unit for processor
4 To understand the concept of various memories and interfacing
5 To introduce the parallel processing technique
Course Outcomes:
On Completion of the course the students will be able to
CO No. Course Outcome
1 Describe data representation, instruction formats and the operation of a digital computer
2 Illustrate the fixed point and floating-point arithmetic for ALU operation
3 Discuss about implementation schemes of control unit and pipeline performance
4 Explain the concept of various memories, interfacing and organization of multiple processors
5 Discuss parallel processing technique and unconventional architectures
7 Write the equation for the dynamic power required per transistor. 1 K1
Part B (2x13=26marks) CO BT Univ.QP Marks
(Answer all the questions) level Reference Alloted
8 (a) 1 K2 13
What is an addressing mode? What is the need for
addressing in a computer system? Explain the various
addressing modes with suitable examples
(OR)