Hardware Description: ATN 950B Multi-Service Access Equipment V200R001C02

ATN 950B Multi-service Access Equipment
V200R001C02
Hardware Description
Issue 03
Date 2012-07-23
HUAWEI TECHNOLOGIES CO., LTD.

Copyright © Huawei Technologies Co., Ltd. 2012. All rights reserved.
No part of this document may be reproduced or transmitted in any form or by any means without prior written
consent of Huawei Technologies Co., Ltd.
Trademarks and Permissions
and other Huawei trademarks are trademarks of Huawei Technologies Co., Ltd.
All other trademarks and trade names mentioned in this document are the property of their respective holders.
Notice
The purchased products, services and features are stipulated by the contract made between Huawei and the
customer. All or part of the products, services and features described in this document may not be within the
purchase scope or the usage scope. Unless otherwise specified in the contract, all statements, information,
and recommendations in this document are provided "AS IS" without warranties, guarantees or representations
of any kind, either express or implied.
The information in this document is subject to change without notice. Every effort has been made in the
preparation of this document to ensure accuracy of the contents, but all statements, information, and
recommendations in this document do not constitute a warranty of any kind, express or implied.
Huawei Technologies Co., Ltd.

Address: Huawei Industrial Base
Bantian, Longgang
Shenzhen 518129
People's Republic of China
Website: http://www.huawei.com
Email: support@huawei.com
Issue 03 (2012-07-23) Huawei Proprietary and Confidential i

Copyright © Huawei Technologies Co., Ltd.
Hardware Description About This Document
About This Document
Related Version
The following table lists the product version related to this document.
Product Name Version
ATN 950B V200R001C02
Intended Audience
This document describes the equipment structure, chassis structure, and board classification.
This document also describes each board of these classes in details.
This document helps you get the detailed information about the equipment hardware.
This document is intended for:
l Network planning engineers

l Hardware installation engineers
l System maintenance engineers
Symbol Conventions
Symbol Description
Indicates a hazard with a high level of risk, which if not

avoided, will result in death or serious injury.
DANGER
Indicates a hazard with a medium or low level of risk, which

if not avoided, could result in minor or moderate injury.
WARNING
Indicates a potentially hazardous situation, which if not

avoided, could result in equipment damage, data loss,
CAUTION
performance degradation, or unexpected results.
Issue 03 (2012-07-23) Huawei Proprietary and Confidential ii

Symbol Description
TIP Indicates a tip that may help you solve a problem or save
time.
NOTE Provides additional information to emphasize or supplement

important points of the main text.
Command Conventions
Convention Description
Boldface The keywords of a command line are in boldface.
Italic Command arguments are in italics.
[] Items (keywords or arguments) in brackets [ ] are optional.
{ x | y | ... } Optional items are grouped in braces and separated by

vertical bars. One item is selected.
[ x | y | ... ] Optional items are grouped in brackets and separated by

vertical bars. One item is selected or no item is selected.
{ x | y | ... }* Optional items are grouped in braces and separated by

vertical bars. A minimum of one item or a maximum of all
items can be selected.
[ x | y | ... ]* Optional items are grouped in brackets and separated by

vertical bars. Several items or no item can be selected.
GUI Conventions
Convention Description
Boldface Buttons, menus, parameters, tabs, window, and dialog titles

are in boldface. For example, click OK.
> Multi-level menus are in boldface and separated by the ">"

signs. For example, choose File > Create > Folder.
Change History
Updates between document issues are cumulative. Therefore, the latest document issue contains
all updates made in previous issues.
Issue 03 (2012-07-23) Huawei Proprietary and Confidential iii

Changes in Issue 03 (2012-07-23)

This document has the following updates:
The known bugs are fixed.

This document has the following updates:
The known bugs are fixed.

This document is the first release of the V200R001C02 version.
Issue 03 (2012-07-23) Huawei Proprietary and Confidential iv

Hardware Description Contents
Contents
About This Document.....................................................................................................................ii

1 Overview.........................................................................................................................................1
1.1 Appearance of the Device...................................................................................................................................2
1.2 Slot Allocation....................................................................................................................................................2
1.3 Boards and Valid Slots.......................................................................................................................................3
1.4 System Architecture...........................................................................................................................................4
1.5 Technical Specifications.....................................................................................................................................5
2 Power Supply System...................................................................................................................9

2.1 Power Supply System Structure.......................................................................................................................10
2.2 PIU - Power Interface Board............................................................................................................................11
2.2.1 Overview.................................................................................................................................................11
2.2.2 Functions and Features............................................................................................................................11
2.2.3 Working Principle and Signal Flow........................................................................................................11
2.2.4 Front Panel...............................................................................................................................................12
2.2.5 Technical Specifications..........................................................................................................................14
2.3 EPS30-4815AF External AC Power Supply System.......................................................................................14
2.3.1 Structure and Functions...........................................................................................................................14
2.3.2 Front Panel...............................................................................................................................................17
3 Heat Dissipation System............................................................................................................21

3.1 System Air Channel..........................................................................................................................................22
3.2 FAN - Fan Board..............................................................................................................................................22
3.2.1 Overview.................................................................................................................................................22
3.2.4 Front Panel...............................................................................................................................................24
4 AND1CXPA/AND1CXPB - System Control, Cross-connect, and Multi-protocol Process

Unit....................................................................................................................................................26
4.1 Overview..........................................................................................................................................................27
4.2 Functions and Features.....................................................................................................................................27
4.3 Working Principle and Signal Flow.................................................................................................................28
Issue 03 (2012-07-23) Huawei Proprietary and Confidential v

4.4 Front Panel........................................................................................................................................................29

4.5 CF Card and DIP Switch..................................................................................................................................33
4.6 Technical Specifications...................................................................................................................................34
5 Physical Interface Card...............................................................................................................35

5.1 AND1EM4T - 4 Channels GE/FE Electrical Interface Board .........................................................................36
5.1.1 Overview.................................................................................................................................................36
5.1.4 Front Panel...............................................................................................................................................38
5.2 AND1EM8T - 8 Channels GE/FE Electric Interface Board ...........................................................................40
5.2.1 Overview.................................................................................................................................................40
5.2.4 Front Panel...............................................................................................................................................43
5.3 AND1EM4F - 4 Channels GE/FE Optical Interface Board ............................................................................44
5.3.1 Overview.................................................................................................................................................45
5.3.4 Front Panel...............................................................................................................................................47
5.4 AND1EM8F - 8 Channels GE/FE Optical Interface Board ............................................................................50
5.4.1 Overview.................................................................................................................................................50
5.4.4 Front Panel...............................................................................................................................................53
5.5 AND1EX1 - 1 Channel 10 GE Optical Interface Board...................................................................................56
5.5.1 Overview.................................................................................................................................................56
5.5.4 Front Panel...............................................................................................................................................59
5.6 AND1ML1/AND1ML1A - 16 Channels E1 Electrical Interface Board..........................................................60
5.6.1 Overview ................................................................................................................................................60
5.6.4 Front Panel...............................................................................................................................................64
5.6.5 Specifications...........................................................................................................................................67
5.7 AND3ML1A/AND3ML1B - 16 Channels E1 Interface Board........................................................................68
5.7.1 Overview.................................................................................................................................................68
Issue 03 (2012-07-23) Huawei Proprietary and Confidential vi


5.7.4 Front Panel...............................................................................................................................................71
5.8 AND2MD1A/AND2MD1B - 32 Channels E1 Interface Board.......................................................................74
5.8.1 Overview.................................................................................................................................................74
5.8.4 Front Panel...............................................................................................................................................78
6 Filler Panel....................................................................................................................................82
6.1 Functions and Features.....................................................................................................................................83
6.2 Appearance and Valid Slots.............................................................................................................................83
7 Pluggable Optical Modules.......................................................................................................84

7.1 Appearance and Application............................................................................................................................85
7.2 Optical Module Labels.....................................................................................................................................85
8 Pluggable Electrical Module.....................................................................................................88

9 Cables.............................................................................................................................................89
9.1 Power Supply Cables and Grounding Cables...................................................................................................90
9.1.1 -48 V Power Supply Cable......................................................................................................................90
9.1.2 Power Cable for the EPS30-4815AF.......................................................................................................90
9.1.3 PGND Cables..........................................................................................................................................93
9.2 Management Cables.........................................................................................................................................94
9.3 Clock Cables.....................................................................................................................................................95
9.3.1 External Clock Cables.............................................................................................................................95
9.3.2 Clock Bridging Cable..............................................................................................................................97
9.4 Service Cables..................................................................................................................................................99
9.4.1 Ethernet Cables........................................................................................................................................99
9.4.2 75-Ohm 16 x E1 Cables.........................................................................................................................103
9.4.3 120-Ohm 16 x E1 Cables.......................................................................................................................105
9.5 Fibers..............................................................................................................................................................108
9.5.1 Fiber Types............................................................................................................................................108
9.5.2 Fiber Connectors....................................................................................................................................109
10 Safety Labels.............................................................................................................................112
11 Indicators...................................................................................................................................114
12 Power Consumption and Weight.........................................................................................120
13 Interface Specifications..........................................................................................................122
13.1 Technical Specifications of the GE and FE Optical Interfaces....................................................................123
13.2 Technical Specifications of FE and GE Electrical Interfaces.......................................................................124
Issue 03 (2012-07-23) Huawei Proprietary and Confidential vii

13.3 Technical Specifications of the 10 GE Interfaces.........................................................................................125

13.4 Technical Specifications of E1 Electrical Interfaces....................................................................................125
Issue 03 (2012-07-23) Huawei Proprietary and Confidential viii

Hardware Description 1 Overview
1 Overview
About This Chapter
The ATN series are case-shaped products used for multi-service access on the edge of the
Metropolitan Area Network (MAN). The ATN models include the ATN 910 ATN 910 and ATN
950B. The ATN series, together with the CX600 series, can be used to construct end-to-end
routed MANs oriented towards Fixed-Mobile Convergence (FMC).
Taking the challenges faced by carriers with respect to resources, cost, and services at the access
layer during the evolvement of mobile networks, the ATN series, which adhere to Huawei's
"Any Media" conception, provide sustainable IP RAN solutions to 2G, 3G, and Long Term
Evolution (LTE) applications.
1.1 Appearance of the Device
ATN 950B is case-shaped for easy deployment.
1.2 Slot Allocation
This section describes the slot allocation of the ATN 950B.
1.3 Boards and Valid Slots
Boards are the key hardware components of the equipment. This section describes the boards
supported by the ATN 950B and their valid slots.
1.4 System Architecture
Boards for the ATN 950B are used together to provide various functions for the equipment.
1.5 Technical Specifications
Issue 03 (2012-07-23) Huawei Proprietary and Confidential 1

1.1 Appearance of the Device

ATN 950B is case-shaped for easy deployment.
Figure 1-1 shows the appearance of the ATN 950B.
Figure 1-1 Appearance of the ATN 950B
The dimensions of the ATN 950B are 442 mm (width) x 220 mm (depth) x 2 U (height, 1 U =
44.45 mm).
The ATN 950B can be installed in the following:
l ETSI cabinet (300 mm[11.81 in.] deep)

l ETSI cabinet (600 mm[23.62 in.] deep)
l 19 inch cabinet (450 mm[17.72 in.] deep)
l 19 inch cabinet (600 mm[23.62 in.] deep)
l Indoor Mini Box (IMB) network box
l APM30H outdoor cabinet
l Open rack
The ATN 950B can be installed indoors or outdoors. The installation must satisfy the requirement
of running environment for equipment. To better satisfy the requirement, you can install the
equipment in an IMB network cabinet or an APM30H outdoor cabinet. Use the EPS30-4815AF
external AC power supply system to provide power to the IMB network box or outdoor cabinet.
1.2 Slot Allocation

This section describes the slot allocation of the ATN 950B.
Figure 1-2 shows the slot allocation of the ATN 950B.
Figure 1-2 Slot allocation of the ATN 950B
SLOT SLOT 7 SLOT 8

10 SLOT 5 SLOT 6
SLOT
11 SLOT 3 SLOT 4
SLOT
9 SLOT 1 SLOT 2

1.3 Boards and Valid Slots

Boards are the key hardware components of the equipment. This section describes the boards
supported by the ATN 950B and their valid slots.
Table 1-1 shows the boards supported by the ATN 950B and their valid slots.
Table 1-1 Boards supported by the ATN 950B and their valid slots
Board Name Board Description Valid Slot
AND1CXPA System control, switching Slot 7, slot 8

and timing board
AND1CXPB System control, switching Slot 7, slot 8

and timing board
AND1EM4T 4 Channels GE/FE Electric slot 1-4

Interface Board
AND1EM8T 8 Channels GE/FE Electric slot 1-2

Interface Board
AND1EM4F 4 Channels GE/FE Optical slot 1-4

Interface Board
AND1EM8F 8 Channels GE/FE Optical slot 1-2

Interface Board
AND1EX1 1 Channel 10GE Optical slot 5-6 (working with the

Interface Board AND1CXPA)
slot 3-6 (working with the
AND1CXPB)
AND1ML1 16 Channels E1 Electrical slot 1-6

Interface Board (75 ohms)
AND1ML1A 16 Channels E1 Electrical slot 1-6

AND3ML1A 16 Channels E1 Electrical slot 1-6

AND3ML1B 16 Channels E1 Electrical slot 1-6

AND2MD1A 32 Channels E1 Electrical slot 1-6

AND2MD1B 32 Channels E1 Electrical slot 1-6

TND1PIU Power board Slot 9, slot 10
AND1FAN Fan board slot 11

Table 1-2 describes priorities of slots where boards supported by the ATN 950B can be inserted.
Table 1-2 Priorities of available slots

Name Priorities of Slots (in Descending
Order)
AND1CXPA/AND1CXPB slot 7 - slot 8
AND1EM8T/AND1EM8F slot 1 - slot 2
AND1EM4T/AND1EM4F slot 3- slot 4 - slot 1 - slot 2
AND1EX1 slot 5 - slot 6 - slot 3 - slot 4
AND1ML1/AND1ML1A/AND3ML1A/ slot 4 - slot 6 - slot 3 - slot 5 - slot 2 - slot 1

AND3ML1B/AND2MD1A/AND2MD1B
NOTE
l Boards using rigid cables such as E1 cables are preferred to be inserted in slots 4 and 6. Boards using
flexible cables such as optical fibers are preferred to be inserted in slots 3 and 5.
l To facilitate cabling deployment, do not insert the E1 board and the EM8T, EM8F, EM4T, or EM4F
board to the two slots at the same layer.
1.4 System Architecture

Boards for the ATN 950B are used together to provide various functions for the equipment.
Figure 1-3 shows board relations of the ATN 950B.

Figure 1-3 Board relations of the ATN 950B
1. NM interface/ Console interface

2. Clock input/output interface
3. Time input/output interface
4. Alarm input/output interface
1 2 3 4
User side Network side
Control and management

module
FE/GE
EM4T/EM4F
FE/GE EM4T/EM4F FE/GE
EM8T/EM8F Service processing
10GE and forwarding FE/GE
EX1 EM8T/EM8F
module
E1
ML1/ML1A/ 10GE
EX1
ML1B
E1
MD1A/MD1B
Clock module
CXP
Power supply Heat dissipation

module module
PIU FAN
NOTE
Alarm input/output interface is reserved for later use.

Physical Specifications
Table 1-3 Technical specifications of the chassis
Technical Description
Specifications
Dimensions (width x 442 mm x 220 mm x 2U (17.40 in. x 8.66 in. x 2U), 1U=44.45mm
depth x height) (1.75 in.)

Specifications
Weight Empty chassis: 2.80 kg (6.17 lb)
Environment Requirements
Item Description
Storage -40 °C to +70 °C (-40°F to 158°F)

temperature
Storage 10% to 100%

relative
humidity
Storage Lower than 4000 m (13123.2 ft)

altitude
Running -20°C to 60°C

temperature
Running 5% to 95%
relative
humidity
Running ≤ 4000 m (13123.2 ft) [If the altitude is lower than 1800 m (5905.44 ft), the
altitude equipment works normally. If the altitude is between 1800 m and 4000 m
(3280.8 ft and 13123.2 ft), the equipment working temperature should be 1 ºC
(1.8°F) decreased with every 220 m (721.78 ft) increased in the altitude.]
NOTE
l When the equipment is installed in a network cabinet, the temperature at the air intake vent of the
network cabinet must be within the range of -20 °C to 50 °C (-4°F to 122°F). For details on the
requirements for network cabinets, see the Installation Guide.
l When the equipment is installed in an APM30 outdoor cabinet, the temperature at the air intake vent
of the outdoor cabinet must be within the range of -40 °C to 50 °C (-40°F to 122°F). For details on the
requirements for outdoor cabinet, see the Installation Guide.
l If the equipment is installed in the cabinet, the effect of radiation can be ignored. If the equipment is
installed outdoors, proper protection should be provided for the equipment against the radiation.
l The temperature and relative humidity are measured at the place 1.5 m (4.92 feet) above floor and 0.4
m (1.31 feet) to the front cabinet without any front or rear protection panel.

Power Consumption, Heat Consumption, and Power Supply Requirements
Table 1-4 Technical specifications of the chassis

Specifications
Power consumption and l Typical configuration I (with system protection)

heat consumption (with Power consumption: 141.17 W
typical configuration, Heat consumption: 141.17 W
room temperature)
Configuration: 2 x 10GE (optical interface) + 6 x GE (optical
interface) + 4 x FE (optical interface) + 4 x FE (electrical
interface) + 32 x E1
l Typical configuration II (with system protection)
Power consumption: 131.54 W
Heat consumption: 131.54 W
interface) + 8 x FE (optical interface) + 16 x E1
l Typical configuration III (with system protection)
interface) + 8 x FE (optical interface) + 8 x FE (electrical
interface)
l Typical configuration IV (with system protection)
interface) + 4 x GE (optical interface) + 8 x FE (electrical
interface)
l Typical configuration V (with system protection)
Configuration: 2 x 10GE (optical interface) + 16 x GE
(optical interface)
l Typical configuration VI (with system protection)
Configuration: 8 x GE (optical interface) + 4 x GE (electrical
interface)/FE (electrical interface) + 16 x E1
Voltage range (V, DC) - 38.4 to - 72.0

Reliability Specifications
Item Description
MTBF 199998 hours
MTTR 2 hours
System usability 0.99999
System Configurations
Item Description
Total number of slots 11
Number of system control board slots 2
Number of service sub-board slots 6
Number of power supply board slots 2
Number of fan board slots 1
Switching capability AND1CXPA: 44 G bit/s (44 G bit/s in either egress

direction or ingress direction)
AND1CXPB: 56 G bit/s (56 G bit/s in either egress
direction or ingress direction)
Packet processing capability AND1CXPA: 65.48 Mpps

AND1CXPB: 83.33 Mpps
SDRAM 1024M Byte
Flash 128M Byte
CF card 512M Byte

Hardware Description 2 Power Supply System
2 Power Supply System
About This Chapter
The TND1PIU inputs -48 V DC power to the ATN 950B, or an EPS30-4815AF external AC
power supply system inputs 220 V AC power, and converts the AC power to the DC power, and
then outputs the DC power to the ATN 950B. Both DC and AC power supplies support 1+1 hot
backup.
2.1 Power Supply System Structure

When DC power supplies are directly input to the ATN 950B, the two PIU boards form 1+1 hot
backups. When the EPS30-4815AF external AC power supply system provides power supplies
to the ATN 950B, it converts two AC power supplies into two DC power supplies, and outputs
the two DC power supplies to the two PIU boards. The two DC power supplies form 1+1 hot
backups.
2.2 PIU - Power Interface Board
This section describes the TND1PIU, a power interface board, in terms of the overview,
functions, features, working principle, front panel, and technical specifications.
2.3 EPS30-4815AF External AC Power Supply System
This section describes the EPS30-4815AF external AC power supply system in terms of the
appearance, functions, front panel, and technical specifications.

2.1 Power Supply System Structure

When DC power supplies are directly input to the ATN 950B, the two PIU boards form 1+1 hot
backups. When the EPS30-4815AF external AC power supply system provides power supplies
to the ATN 950B, it converts two AC power supplies into two DC power supplies, and outputs
the two DC power supplies to the two PIU boards. The two DC power supplies form 1+1 hot
backups.
Figure 2-1 shows the DC power supply structure. Through the backplane, two -48 V or -60 V
power supplies are sent to the CXP and PIC. The CXP and PIC combine power supplies and the
combined power supply provides power to them. In addition, the CXP converts -48 V or -60 V
power supplies into 12 V power supplies to provide power to the FAN.
Figure 2-1 DC power supply structure

Backplane
PIU PIC
PIU CXP FAN
-48V/-60V
12V
Figure 2-2 shows the AC power supply structure. The EPS30-4815AF converts external AC
power supplies into DC power supplies and provides power supplies to the ATN 950B.
Figure 2-2 AC power supply structure

Backplane
PIU PIC
EPS30-4815AF
PIU CXP FAN
-48V/-60V
12V
220V AC

2.2 PIU - Power Interface Board

This section describes the TND1PIU, a power interface board, in terms of the overview,
functions, features, working principle, front panel, and technical specifications.
2.2.1 Overview
The TND1PIU (PIU for short) is a power interface board. The function version of the PIU is
TND1. The PIU is housed in slot 9 or slot 10.
2.2.2 Functions and Features

The PIU, a power interface board, supports the functions and features such as power access,
power protection, surge protection detection, and information reporting.
Table 2-1 lists functions and features of the PIU.
Table 2-1 Functions and features of the PIU

Function and Feature Description
Power access Each of the two PIU accesses one -48 V DC (or -60 V DC) power
supply for the equipment.
Power protection The PIU protects the power supply against overcurrent and short
circuit. In this way, the overcurrent is prevented from shocking
board and components on it.
Surge protection The PIU protects the equipment against lightning and reports an
alarm if the protection fails.
Power backup Two PIU boards can achieve 1+1 hot backup. One PIU is capable
of supplying power for the entire chassis.
2.2.3 Working Principle and Signal Flow

The PIU mainly consists of the surge protection and failure detection module, communication
unit module, slot ID module, and board in-position module.
Figure 2-3 shows the block diagram for the working principle of the PIU.

Figure 2-3 Block diagram for the working principle of the PIU
Backplane
-48 V/-60 V Communication unit
module Each board
Surge protection failure alarm signals

Inter-board
Surge protection and failure communication bus
CXP
detection module
Board in-position
signals
Slot ID module CXP
Slot ID signals
Board in-position module CXP
Surge Protection and Failure Detection Module

This module protects the equipment against lightning and detects the failure of the anti-lightning
circuit. If the surge protection fails, the PIU reports the alarm signals to the AND1CXPA/
AND1CXPB.
Communication Unit Module

This module has the function of reporting the board manufacturing information, PCB version
information, and alarm signals about the surge protection failure.
Slot ID Module
This module reports the slot ID information to the AND1CXPA/AND1CXPB.
Board In-Position Module

This module reports the board in-position signals to the AND1CXPA/AND1CXPB.
2.2.4 Front Panel

On the front panel of the PIU, there are indicators, power supply interfaces, and a label.
Appearance of the Front Panel

Figure 2-4 shows the appearance of the front panel of the PIU.

Figure 2-4 Appearance of the front panel of the PIU
Indicators
The following indicator is present on the front panel of the PIU.
PWR, green, which indicates the power supply status. When PWR is on and green, it indicates
that power is accessed.
For details on indications of indicators, see 11 Indicators.
Interfaces
The PIU accesses one power supply. Table 2-2 lists the types of the interfaces on the PIU and
their respective usage. For cable corresponding to the interfaces, see 9.1 Power Supply Cables
and Grounding Cables.
Table 2-2 Types and usage of the interfaces on the PIU

Interface on the Front Usage
Panel
NEG(-) -48 V power input interface
RTN(+) BGND power input interface
Label
Operation warning label: indicates the following precaution, which should be taken for removal
or insertion of the PIU board.

CAUTION
Multiple power supplies are accessed for the equipment. When powering off the equipment,
make sure that these power supplies are disabled.
Do not remove or insert the board with power on.
2.2.5 Technical Specifications

The technical specifications of the PIU cover the board dimensions, weight, power consumption,
and input voltage.
Table 2-3 lists the technical specifications of the PIU.
Table 2-3 Technical specifications of the PIU

Item Technical Specification
Board dimensions (mm) 41.4 (H) x 229.9 (D) x 21.0 (W)
Weight (kg) 0.12
Power consumption (W, room temperature) 0.5
Input voltage (V) -38.4 to -72.0
2.3 EPS30-4815AF External AC Power Supply System

This section describes the EPS30-4815AF external AC power supply system in terms of the
appearance, functions, front panel, and technical specifications.
2.3.1 Structure and Functions

The EPS30-4815AF external power supply system inputs 220 V AC power and converts the
power to -53.5 V DC required by the ATN 950B. When input of the 220 V AC power stops, the
EPS30-4815AF automatically switches to the storage battery, which provides power to the
equipment. This ensures uninterrupted power supply to the equipment. The EPS30-4815AF
consists of the rectifier modules, monitoring module, and AC/DC power distribution frame.
Structure
Figure 2-5 shows the appearance of the EPS30-4815AF and Table 2-4 lists the components of
the EPS30-4815AF.

Figure 2-5 Appearance of the EPS30-4815AF
CAUTION
The interface on the monitoring module is reserved. Do not use the interface on the monitoring
module; otherwise, the EPS30-4815AF will be reset or damaged.
Table 2-4 Components of the EPS30-4815AF
Component Description
Rectifier modules Converts AC power to DC power. The EPS30-4815AF can be

configured with one or two rectifier modules.
Monitoring module Monitors the EPS30-4815AF and storage batteries. Two RS232/
RS485 communication interfaces and one DB50 interface are
reserved on the monitoring module.
AC/DC power distribution Provides an interface for inputting AC power, two load
frame interfaces, and an interface for connecting to the storage
batteries, and the fuses that can be replaced.
Functions
Functions of the EPS30-4815AF are as follows:
l Provides an interface for inputting AC power to provide 220 V AC power to the equipment.
l Provides two hot-pluggable rectifier modules to convert AC power to DC power. The two
rectifier modules work at the same time in load-sharing mode and they are hot backups for
each other.

The EPS30-4815AF is configured with one or two rectifier modules. When one rectifier
module is configured, the maximum output current is 15 A; when two rectifier modules
are configured, the maximum output current is 30 A.
NOTE
A filler panel must be inserted into an empty slot intended for a rectifier module.
l Reserves an active and a standby RS232/RS485 communication interfaces for extended
real-time communication with the equipment in future, and a DB50 interface for
implementing the extended monitoring function in future.
l Provides two load interfaces for outputting -53.5 V DC power to two PIUs, which provide
power to the ATN 950B.
l Provides two load control fuses, that is, FU-1 with a fuse capacity of 10 A and FU-2 with
a fuse capacity of 20 A. These fuses enable/disable output of the load and provide overload
and short-circuit protection for the load.
l Provides one interface for connecting to a group of storage batteries. When working
normally, the EPS30-4815AF is charging the storage batteries. When input of the 220 V
AC power stops, the storage batteries provide power to the ATN 950B. This ensures
uninterrupted power supply to the ATN 950B.
Figure 2-6 shows the appearance of a storage battery and Figure 2-7 shows a storage
battery tray with storage batteries.
l Provides a storage battery protection fuse, that is, FU-3 with a fuse capacity of 20 A. This
fuse enables/disables the storage batteries and provides overload and short-circuit
protection for the storage batteries.
Figure 2-6 Appearance of a storage battery
Figure 2-7 Appearance of a storage battery tray with storage batteries

Storage battery
Tray

2.3.2 Front Panel

On the front panel of the EPS30-4815AF, there are indicators, interfaces, and output branch
fuses.

Figure 2-8 shows the appearance of the front panel of the EPS30-4815AF.
Figure 2-8 Appearance of the front panel of the EPS30-4815AF
Indicators
Indicators for the rectifier and monitoring modules are present on the front panel of the
EPS30-4815AF. Table 2-5 and Table 2-6 list the indications of indicators for the rectifier and
monitoring modules respectively.
Table 2-5 Indicators for the rectifier modules

Indicator Indication Color Normal Abnormal Cause of Exception
State State
RUN Running Green On Off The rectifier modules are running

indicator normally.
ALM Protection Yellow Off On A fault that can be rectified occurs on

indicator a rectifier module.
Blinking Communication on a rectifier module

is interrupted.
FAULT Fault Red Off On A fault that cannot be rectified occurs

indicator on a rectifier module.
Note 1: When a severe fault occurs, the indicator (red) is on and the indicators (yellow and green) are off. The
indicators (yellow and green) are on only when the indicator (red) is off.
Note 2: The indicator (yellow) is always on when communication on a rectifier module is interrupted, a rectifier
module is overheated or endures overcurrent or undercurrent, or a rectifier module is disabled.

Table 2-6 Indicators for the monitoring module
Indicat Indicatio Color Normal Abnorm Cause of Exception

or n State al State
RUN Running Green Blinking Off The monitoring module is

indicator regularly running abnormally.
Fast Abnormal communication

blinking
ALM Alarm Red Off On The EPS30-4815AF reports an

indicator alarm.
Interfaces
Table 2-7 lists types and usage of the interfaces on the front panel of the EPS30-4815AF.
Table 2-7 Interfaces on the front panel of the EPS30-4815AF
Interface Numb Interface Description Remarks

Name er of Type
Interfa
ces
AC INPUT 1 - 220 V AC power input -

interface
RS232/RS485 2 RJ-45 RS232/RS485 Reserved interfaces

communication interfaces.
The monitoring module
communicates with the
equipment, reports alarms,
and implements remote
control through these
interfaces.
The interface on the left is the
active interface and the
interface on the right is the
standby interface. The active
and standby interfaces cannot
be used at the same time.
COM 1 DB50 The monitoring module is Reserved interface

connected to various sensors
through the COM interface.
LOAD1 1 - Output interface for load 1 LOAD1 and LOAD2 provide DC

power for two PIUs. For how to
LOAD2 1 - Output interface for load 2 connect the load interfaces to the
PIUs, see the ATN 950B Installation
Guide.

Interface Numb Interface Description Remarks

Name er of Type
Interfa
ces
BATT 1 - Interface for connecting to the The pins marked with + and - are
storage batteries connected to the 48V+ and 48V-
poles of the cable connector
respectively.
Table 2-8 lists the relationships of the
load output interfaces, interface for
connecting to the storage batteries,
and fuses.
Output branch fuses

There are three replaceable fuses on the front panel of the EPS30-4815AF. The fuses disable/
enable the load and storage batteries, and provide overload and short-circuit protection for the
load and storage batteries.
Table 2-8 Relationships of the load output interfaces, interface for connecting to the storage
batteries, and fuses
Output Branch Fuse Load Branch
FU-1 (10 A) LOAD1 (10 A)
FU-2 (20 A) LOAD2 (20 A)
FU-BT (20 A) BATT (20 A)
DIP Switch
There is a DIP switch on the monitoring module of the EPS30-4815AF. Figure 2-9 shows the
default setting and location of the DIP switch.
Figure 2-9 Default setting and location of the DIP switch

CAUTION
Do not change the default setting of the DIP switch. Otherwise, the EPS30-4815AF is affected.
The DIP switch indicates eight bits in binary format (on: 1; off: 0). The default value of the eight
bits is 00000100. The functions of the eight bits are as follows:
l The first five bits indicate the local and remote power addresses. Bit 5 is the highest bit and
bit 1 is the lowest bit.
l Bit 6 sets the baud rate of communication between the monitoring module and equipment.
When bit 6 is 1, the baud rate is 9600 bit/s; when bit 6 is 0, the baud rate is 19200 bit/s.
l Bits 7 and 8 are reserved.

The technical specifications of the EPS30-4815AF cover the input/output voltage, current,
dimensions, weight, and power consumption.
Table 2-9 lists the technical specifications of the EPS30-4815AF.
Table 2-9 Technical specifications of the EPS30-4815AF

Item Specification
AC input Rated input voltage 220 (90 to 280) V AC
Maximum input 10 A
current
Frequency 50/60 Hz
Battery input Rated input voltage 48 V
Capacity 40 Ah
Number of 4
batteries
DC output Rated output -53.5 V DC

voltage
Output current LOAD1: 10 A (determined by the fuse)

LOAD 2: 20 A (determined by the fuse)
Dimensions of the EPS30-4815AF 43.6 mm (H) x 482.6 mm (W) x 270 mm (D)

(mounting ears included)
Weight of the EPS30-4815AF < 10 kg
Dimensions of a battery 170 mm (H) x 197 mm (W) x 165 mm (D)

Hardware Description 3 Heat Dissipation System
3 Heat Dissipation System
About This Chapter
The heat dissipation system is responsible for the heat dissipation of the entire device. Heat
generated by the boards is dissipated through the heat dissipation system. In this manner, the
temperatures of the components on the boards are controlled within a normal range, enabling
the boards to work stably.
3.1 System Air Channel

ATN 950B dissipates heat by blowing air in a left-to-right direction.
3.2 FAN - Fan Board
This section describes the AND1FAN, a fan board, in terms of the overview, functions, features,
working principle, front panel, and technical specifications.

3.1 System Air Channel

ATN 950B dissipates heat by blowing air in a left-to-right direction.
Figure 3-1 shows the system air channel.
Figure 3-1 Air flow in the ATN 950B
3.2 FAN - Fan Board

This section describes the AND1FAN, a fan board, in terms of the overview, functions, features,
working principle, front panel, and technical specifications.
3.2.1 Overview
The AND1FAN (FAN for short) is an FAN board. The function version of the FAN is AND1.
The FAN is housed in slot 11.

The FAN is used to adjust the fan rotating speed, detect and report status of fans.
The functions and features of the FAN are as follows:
l Accesses two 12 V power supplies for driving six fans.

l Provides start-delay for the power supply of the fans, protects fans against overcurrent, and
filters the lower frequency.
l Intelligently adjusts the rotating speed of fans to ensure proper heat dissipation of the
system.
l Reports information about the fan rotating speed, environment temperature, alarms, version
number, and board in-position information.
l Provides alarm indicators.

The FAN mainly consists of the combiner/start-delay module, filter module, communication
unit module, intelligent fan speed adjustment module, and board in-position module.
Figure 3-2 shows the block diagram for the working principle of the FAN.

Figure 3-2 Block diagram for the working principle of the AND1FAN
Fans x 6
12 V
12 V
12 V
CXP
Start-delay Combiner
Filter module
CXP
12 V Combiner/
12 V
soft-start module
12 V power shut signals
Communication unit
module Inter-board communication bus
CXP
Fan rotating speed signals

Fan speed
reporting module CXP
PWM signals PWM driver

module CXP
Intelligent fan speed

adjustment module
Board in-position Fan in-position signals

CXP
module
Start-delay/Combiner Module
This module provides start delay to the combined two 12 V power supplies and protecting fans
against overcurrent.
Filter Module
This module filters the LC low frequency to enhance the EMC feature of the system.
Communication Unit Module

This module reports the board manufacturing information, PCB version, and environment
temperature information. In addition, this module provides 12 V power shut signals to the start-
delay module.
Intelligent Fan Speed Adjustment Module

This module reports information about the fan rotating speed to the AND1CXPA/
AND1CXPB and adjusts the fan rotating speed according to the pulse-width modulation (PWM)
signals received from the AND1CXPA/AND1CXPB.
Board In-Position Module

This module reports the board in-position signals to the AND1CXPA/AND1CXPB.

3.2.4 Front Panel

On the front panel of the FAN, there are indicators, ESD wrist strap jack, handle, and labels.

Figure 3-3 shows the appearance of the front panel of the FAN.
Figure 3-3 Appearance of the front panel
Indicators
The following indicators are present on the front panel of the FAN:
l AND1FAN indicator, red or green, which indicates status of fans.
l CRIT indicator, red, which indicates critical alarms.
l MAJ indicator, orange, which indicates major alarms.
l MIN indicator, yellow, which indicates minor alarms.
The CRIT, MAJ, and MIN indicators on the front panel of the AND1FAN indicate the current
alarm severity of the subrack.
For details on indications of indicators, see 11 Indicators.
ESD Strap Jack

The ESD wrist strap should be connected to this jack for proper grounding of the human body.
Handle
The handle is used for pushing the FAN into or pulling the FAN out of the chassis during board
replacement.

Label
The following labels are present on the front panel of the FAN:
l ESD protection label, which indicates that the equipment is static-sensitive.
l Fan warning label, which says that do not touch the fan leaves before the fan stops rotating.

The technical specifications of the FAN cover the board dimensions, weight, power
consumption, and input voltage.
Table 3-1 lists the technical specifications of the FAN.
Table 3-1 Technical specifications of the FAN

Item Technical Specification
Board dimensions (mm) 86.2 (H) x 217.6 (D) x 28.5 (W)
Weight (kg) 0.302
Power consumption (W) l Low rate: 4.1

l Medium rate: 13.6
l High rate: 29.6
Working voltage (V) 12 V DC power

ATN 950B Multi-service Access Equipment 4 AND1CXPA/AND1CXPB - System Control, Cross-
Hardware Description connect, and Multi-protocol Process Unit
4 AND1CXPA/AND1CXPB - System Control,

Cross-connect, and Multi-protocol Process Unit
About This Chapter
This section describes AND1CXPA/AND1CXPB, which is the system control, cross-connect

and protocol processing board, in terms of the overview, functions, features, working principle,
front panel, and technical specifications.
4.1 Overview
The AND1CXPA/AND1CXPB (CXPA/CXPB for short) is a control, cross-connect, and
protocol processing board. The function version of the CXPA/CXPB is AND1. The CXPA/
CXPB is housed in slot 7 or slot 8.
4.2 Functions and Features
The AND1CXPA/AND1CXPB controls the system, grooms services, processes the clock, and
provides auxiliary interfaces.
4.3 Working Principle and Signal Flow
The AND1CXPA/AND1CXPB mainly consists of the service processing and grooming module,
system control module, clock processing module, auxiliary interface module, and power supply
module.
4.4 Front Panel
On the front panel of the AND1CXPB, there are indicators, buttons, switch for the ejector lever,
and interfaces.
4.5 CF Card and DIP Switch
A board has a set of DIP switches and a hot-swappable CF card.
The technical specifications of the AND1CXPA/AND1CXPB include board dimensions,
weight, and power consumption.

4.1 Overview
The AND1CXPA/AND1CXPB (CXPA/CXPB for short) is a control, cross-connect, and
protocol processing board. The function version of the CXPA/CXPB is AND1. The CXPA/
CXPB is housed in slot 7 or slot 8.

The AND1CXPA/AND1CXPB controls the system, grooms services, processes the clock, and
provides auxiliary interfaces.
Table 4-1 lists the functions and features of the AND1CXPA/AND1CXPB.
Table 4-1 Functions and Features of the AND1CXPA/AND1CXPB

Basic funtion Cross-connect capacity AND1CXPA: 44 Gbit/s

AND1CXPB: 56 Gbit/s
Supports switching, control, and clock management.
Supports the board-level 1+1 backup function.
APS Supports MPLS Tunnel APS.

Supports 1:1 PW APS with dual-ended switching.
OAM l ATM OAM

l PING
l TRACERT
l NQA
l BFD
l MPLS TP OAM
l Ethernet OAM
Auxiliary interface function Provides one 10 Mbit/s or 100 Mbit/s auto-sensing Ethernet
NM interface or Console interface for communication with
the NMS.
Provides one time input/output interface and provides the

synchronization time source for the equipment.
Provides one clock input/output interface and provides the

synchronization clock source for the equipment.
Provides one alarm input/output interface. The interface is

reserved for later use.

Tact switches Provides two tact switches. When you rotate the ejector levers
to remove the board, the two tact switches are triggered to
start the active/standby protection switching.
NOTE
When you rotate only one ejector lever, the protection switching is not triggered. The protection switching
is triggered only when you rotate the two ejector levers.
4.3 Working Principle and Signal Flow

The AND1CXPA/AND1CXPB mainly consists of the service processing and grooming module,
system control module, clock processing module, auxiliary interface module, and power supply
module.
Figure 4-1 shows the block diagram for the working principle of the AND1CXPA/AND1CXPB.
Figure 4-1 Block diagram for the functions of the AND1CXPA/AND1CXPB

Back plane
NM pass-through
NM network The other CXP
interface/serial System control
interface module
NM Active/standby board
Time input/output communication
interface communication bus
Auxiliary NM The other CXP
Clock input/output CPU control
interface serial interface
interface unit
module
Alarm input/output
interface Management
bus
Clock Time
signals signals
Serial
Time signals Logic control management bus
Clock unit PICs
processing Clock signals
module
Management
bus
Service signals
PICs
Under-voltage/over- Service processing and
Service
voltage detection bus grooming module
communication bus
The other CXP
-48V/-60V System
power supply
-48V/-60V System
Power supply power supply
module 12V
FAN
3.3V
Interface cards
Service Processing and Grooming Module

This module performs the following functions:

l Grooms services with switching capacity.

l Supports automatic switching and manual switching of the active and standby boards.
System Control Module

This module mainly consists of the CPU control unit and logic control unit, which perform the
following functions:
l The CPU control unit works with the logic control unit to detects alarms and hardware
faults, control boards, process overhead, and manage the equipment.
l The logic control unit provides interfaces through which the CPU control unit connects to
other chips on the board. The logic control unit specifies the working states of chips,
initializes chips, and operates the register. In addition, the logic control unit achieves log
control on active/standby switching, monitors the working state of the board, and detects
the states of other boards.
Clock Processing Module

l Provides working clock signals for the key chips on the AND1CXPA/AND1CXPB.
l Supports the physical-layer clock synchronization, and provides system clock signals for
each boards.
l Processes the IEEE 1588V2 protocol to achieve clock/time synchronization.
l Supports the 1588 ACR clock.
l Supports the NTP clock.
Auxiliary Interface Module

l Provides one NM Ethernet interface or console interface.

l Provides one time input/output interface and one time input/output interface.
l Reserves one alarm input/output interface.
Power Supply Module

l Accesses two -48 V DC/-60 V DC power supplies.

l Detects and reports overvoltage and undervoltage of two input power supplies.
l Supplies 12 V power for the FAN board.
l Supplies 3.3 V working power for the local board and the PIC boards in a centralized
manner.
4.4 Front Panel

On the front panel of the AND1CXPB, there are indicators, buttons, switch for the ejector lever,
and interfaces.


Figure 4-2 shows the appearance of the front panel of the AND1CXPB.
Figure 4-2 Front panel of the AND1CXPB
Indicator
The following indicators are present on the front panel of the AND1CXPB:
l STAT indicator, red, green, or orange, which indicates the working status
l PROG indicator, red or green, which indicates the running status of the program
l SYNC indicator, red or green, which indicates the clock synchronization status
l ACTX indicator, green, which indicates the cross-connection or clock active/standby status
l ACTC indicator, green, which indicates the active/standby system control board
For details on meanings of indicators, see 11 Indicators.
Button
The following buttons are present on the front panel of the AND1CXPB:
l CF RCV button, which is reserved for later use.
l RRST button, which is used for reset on the board. When you press the RST button and
then release it, the board is reset.
l LAMP button, which is used to test the indicators. When you press the LAMP button, all
the board indicators on the NE are on.
Switch for the Ejector Lever

On the front panel, there are two switches for the two ejector levers on the front panel. To remove
a board, you need to push the two switches to the middle and then rotate the ejector levers.
Interface
Table 4-2 lists the types and usage of the interfaces on the AND1CXPB.

Table 4-2 Types and usage of the interfaces on the AND1CXPB
Interface Interface Usage Pin Correspondi

on the Type ng Cable
Front
Panel
ETH/ RJ45 10M/100M auto-sensing Refer to Table Refer to 9.2

OAM Ethernet NM interface or 4-3. Management
Console interface Cables.
CLK RJ45 Clock input/output interface Refer to Table Refer to 9.3

4-4. Clock Cables.
TOD RJ45 Time input/output interface Refer to Table Refer to 9.3

4-5. Clock Cables.
ALMI/O RJ45 Alarm input/output interface Refer to Table -

4-6.
NOTE
The ALMI/O interface is reserved for later use.
Table 4-3 Pins of the ETH/OAM interface
Front View Pin Usage
1 Transmit positive of the NM interface
2 Transmit negative of the NM interface
87654321 3 Receive positive of the NM interface
4 Grounding end of the Console interface
5 Receive end of the Console interface
6 Receive negative of the NM interface
7 Unspecified
8 Transmit end of the Console interface
Table 4-4 Pins of the CLK interface
1 Negative receive end of external clock
2 Positive receive end of external clock
87654321 3 Unspecified
4 Negative transmit end of external clock

5 Positive transmit end of external clock
6 Unspecified
7 Unspecified
8 Unspecified
Table 4-5 Pins of the TOD interface

Front View Pin Working Mode
External Time Input External Time Output

(1PPS + Time (1PPS + Time
Information) Information)
1 Unspecified Unspecified
2 Unspecified Unspecified
87654321 3 Negative input for the 1pps Negative output for the 1pps
signal signal
(RS422 level) (RS422 level)
4 Grounding end Grounding end
5 Grounding end Grounding end
6 Positive input for the 1pps Positive output for the 1pps
signal signal
7 Negative input for time Negative output for time

information information
8 Positive input for time Positive output for time

information information
NOTE
The TOD interfaces can be configured so that they can work in one of the preceding two working modes.

Table 4-6 Pins of the ALMI/O interface
1 Input for the digital parameter
2 Grounding end
87654321 3 Input for the digital parameter
4 Input for the digital parameter
5 Grounding end
6 Grounding end
7 Positive output for the digital

parameter
8 Negative output for the digital

parameter
4.5 CF Card and DIP Switch

A board has a set of DIP switches and a hot-swappable CF card.
CF Card and DIP Switch Locations

Figure 4-3 shows the locations of the CF card and DIP switches on AND1CXPA/AND1CXPB.
Figure 4-3 Locations of the CF card and DIP switches on AND1CXPA/AND1CXPB.

1 2 3 4
ON DIP
CF Card
DIP Switch

CF Card
The size of the CF card on AND1CXPA/AND1CXPB is 512 MB. The CF card is used to backup
data and load packages.
DIP Switch
You can use the DIP switches to delete the configuration file loaded on the device.
Set DIP switches on AND1CXPA/AND1CXPB to 1, 1, 0, and 1. During startup, the device
deletes the loaded configuration file based on the DIF switch status.
CAUTION
l This operation should be executed with caution. Use it under the guidance of technical
personnel.
l After the configuration file is deleted, reset the DIF switches to 0, 0, 0, and 0. In this way,
you do not need to delete the configuration file at each startup.
l The numeral indicates 1, and the letter indicates 0.
l The device password is deleted when the configuration file is deleted.

The technical specifications of the AND1CXPA/AND1CXPB include board dimensions,
weight, and power consumption.
Board dimensions (mm): 22.86 (H) x 225.75 (D) x 193.80 (W)
Weight (kg): 0.68
Power consumption (W, room temperature): 27.3

Hardware Description 5 Physical Interface Card
5 Physical Interface Card
About This Chapter
This topic describes the PIC cards that can be used by the ATN 950B.
5.1 AND1EM4T - 4 Channels GE/FE Electrical Interface Board

This section describes the AND1EM4T (a 4 channels GE/FE electrical interface board), in terms
of version, function, principle, front panel, and technical specifications.
5.2 AND1EM8T - 8 Channels GE/FE Electric Interface Board
This section describes the AND1EM8T (an 8 channels GE/FE electrical interface board), in
terms of version, function, principle, front panel, and technical specifications.
5.3 AND1EM4F - 4 Channels GE/FE Optical Interface Board
This section describes the AND1EM4F (a 4 channels GE/FE optical interface board), in terms
This section describes the AND1EM8F (an 8 channels GE/FE optical interface board), in terms
5.5 AND1EX1 - 1 Channel 10 GE Optical Interface Board
This section describes the AND1EX1 (a 1 channel 10 GE optical interface board), in terms of
version, function, principle, front panel, and technical specifications.
5.6 AND1ML1/AND1ML1A - 16 Channels E1 Electrical Interface Board
This section describes the AND1ML1/AND1ML1A, which is a 16 channels E1 electrical
interface board, with regard to the version, functions, features, working principle, front panel,
valid slots, and technical specifications.
5.7 AND3ML1A/AND3ML1B - 16 Channels E1 Interface Board
This section describes the AND3ML1A/AND3ML1B, a 16 channels E1 electrical interface
board, in terms of the overview, functions, features, working principle, front panel, and technical
specifications.
5.8 AND2MD1A/AND2MD1B - 32 Channels E1 Interface Board
This section describes the AND2MD1A/AND2MD1B, a 32 channels E1 electrical interface
specifications.

5.1 AND1EM4T - 4 Channels GE/FE Electrical Interface

Board
This section describes the AND1EM4T (a 4 channels GE/FE electrical interface board), in terms
5.1.1 Overview
The AND1EM4T (EM4T for short) is a four channels FE/GE adaptive electrical interface board.
The function version of the EM4T is AND1. The AND1EM4T is housed in any of slots 1 to 4.

The AND1EM4T mainly accesses 4 x FE/GE electrical signals, and processes the services with
the AND1CXPA/AND1CXPB.
Table 5-1 lists the functions and features of the AND1EM4T.
Table 5-1 Functions and features of the AND1EM4T
Basic function Supports four FE/GE electrical interfaces.

Accesses 8 x FE/GE electrical signals, and processes the
services with the AND1CXPA/AND1CXPB.
Supports the hot swappable function.
Detects the temperature and voltage of the board.
Interface function Supports PHY-layer inloop.

Supports MAC-layer outloop.
Supports automatic loopback release at the port.
Clock Supports synchronous Ethernet.
Supports SSM protocol.
Supports IEEE 1588V2 protocol.
Supports 1588 ACR clock.

The AND1EM4T mainly consists of the service access module, service processing module,
management module, clock module, and power supply module
Figure 5-1 shows the block diagram for the functions of the AND1EM4T.

Figure 5-1 Block diagram for the functions of the AND1EM4T

Back plane
4 x FE/GE
electrical signals Service signals Service Service signals
Service access
processing CXP
module
module
Management bus
Management bus Clock signals
Management Clock Clock signals

CXP
module module
Management bus
CXP
3.3V -48V/-60V System power

3.0V Power supply
Each module on the board 2.5V supply
-48V/-60V System power
1.2V module
supply
Transmit Direction
The service packets from AND1CXPA/AND1CXPB are sent to the service processing module
through the backplane-side interface of the AND1EM4T. The service processing module
identifies the destination interfaces for the packets, and buffers and schedules the packets. Then,
the service processing module sends the processed packets to the service access module, where
coding/decoding and serial/parallel conversion are performed. Finally, the service access module
outputs the packets through the GE/FE interfaces on the front panel.
Receive Direction
The GE/FE interfaces on the front panel receive GE/FE service signals. Then, the service access
module performs serial/parallel conversion and coding/decoding on the services, and then sends
the services to the service processing module. The service processing module buffers the service
packets, schedules the packets, and finally outputs the packets through the backplane-side
interface.
Service Access Module

l In the receive direction, this module receives the GE/FE services from the interfaces on the
front panel, performs serial/parallel conversion and coding/decoding, and then sends the
services to the service processing module. .
l In the transmit direction, this module receives the service packets from the service
processing module, performs coding/decoding, and serial/parallel conversion on the
packets, and then outputs the packets through the GE/FE interfaces on the front panel
l This module extracts the synchronous Ethernet clock.
Service Processing Module


l In the receive direction, this module receives and buffers the service packets from the
interface conversion module. Then, this module schedules packets from different
interfaces. Finally, this module outputs the packets through the backplane-side interface.
l In the transmit direction, this module receives service packets from the AND1CXPA/
AND1CXPB, identifies the destination interfaces of the packets, and buffers and schedules
the packets based on the access capability of the EM4T and the access bandwidth setting
at each interface. Finally, this module outputs the packets to the service access module.
l This module extracts and inserts IEEE 1588 V2 packets.
Management Module
This module is used with the CXP to manage and control each module on the EM4T.
Clock Module
l Provides the working clock for each module on the EM4T.
l Supports the synchronous Ethernet and SSM protocols.
l Supports the IEEE 1588 V2 protocol.
Power Supply Module

This module provides the DC power of the following specifications to each module on the EM4T.
l 3.3 V
l 3.0 V
l 2.5 V
l 1.2 V
5.1.4 Front Panel

On the front panel of the AND1EM4T, there are indicators and interfaces.

Figure 5-2 shows the appearance of the front panel of the AND1EM4T.
Figure 5-2 Front panel of the AND1EM4T
Indicator
The following indicators are present on the front panel of the AND1EM4T:

l LINK indicator, green, which indicates the connection status of the port
l ACT indicator, yellow, which indicates the data transceiving status of the port
NOTE
.Above each service interface, there is a service port connection status indicator (LINK) and a service port
transmit/receive status indicator (ACT).
Interface
Table 5-2 lists the types and usage of the interfaces on the AND1EM4T.
Table 5-2 Types and usage of the interfaces on the AND1EM4T
Interfac Interfac Usage Pin Corresponding

e on the e Type Cable
Front
Panel
FE/GE0 RJ45 FE/GE auto-sensing Refer to Table 5-3. Refer to 9.4.1

to FE/ electrical interface Ethernet Cables.
GE3
Table 5-3 Pins of the FE/GE electrical interfaces
1 Positive of twisted pair 1
2 Negative of twisted pair 1
87654321 3 Positive of twisted pair 2

Technical specifications of the AND1EM4T board include interface specifications and physical
specifications.

Interface Specifications
Table 5-4 lists the specifications of the electrical interfaces on the AND1EM4T board.
Table 5-4 Technical specifications of the FE/GE electrical interface
Item Specification
Electrical signal interface rate Supports interface rates at 100 Mbit/s and
1000 Mbit/s.
RJ45 electrical interface specification Complies with IEEE 802.3.
Weight (kg): 0.44
5.2 AND1EM8T - 8 Channels GE/FE Electric Interface Board

This section describes the AND1EM8T (an 8 channels GE/FE electrical interface board), in
terms of version, function, principle, front panel, and technical specifications.
5.2.1 Overview
The AND1EM8T (EM8T for short) is an eight channels FE/GE adaptive electrical interface
board. The function version of the EM8T is AND1. The AND1EM8T is housed in any of slots
1 to 2.

The AND1EM8T mainly accesses 8 x FE/GE electrical signals, and processes the services with
Table 5-5 lists the functions and features of the AND1EM8T.
Table 5-5 Functions and features of the AND1EM8T
Basic function Supports eight FE/GE electrical interfaces.


Interface function Supports PHY-layer inloop.


The AND1EM8T mainly consists of the service access module, service processing module,
management module, clock module, and power supply module.
Figure 5-3 shows the block diagram for the functions of the AND1EM8T.
Figure 5-3 Block diagram for the functions of the AND1EM8T

Back plane
8 x FE/GE
electrical signals Service signals Service Service signals
Service access
processing CXP
module
module
Management bus

CXP
module module
Management bus
CXP
3.3V System power

-48V/-60V
3.0V Power
2.5V
supply
Each module on the board
1.8V
supply
1.2V module
supply
Transmit Direction
through the backplane-side interface of the AND1EM8T. The service processing module
identifies the destination interfaces for the packets, and buffers and schedules the packets. Then,
the service processing module sends the processed packets to the service access module, where
coding/decoding and serial/parallel conversion are performed. Finally, the service access module
outputs the packets through the GE/FE interfaces on the front panel.
Receive Direction
module performs serial/parallel conversion and coding/decoding on the services, and then sends

the services to the service processing module. The service processing module buffers the service
packets, schedules the packets, and finally outputs the packets through the backplane-side
interface.

front panel, performs serial/parallel conversion and coding/decoding, and then sends the
services to the service processing module. .
packets, and then outputs the packets through the GE/FE interfaces on the front panel

interface conversion module. Then, this module schedules packets from different
interfaces. Finally, this module outputs the packets through the backplane-side interface.
the packets based on the access capability of the EM8T and the access bandwidth setting
at each interface. Finally, this module outputs the packets to the service access module.
Management Module
This module is used with the CXP to manage and control each module on the EM8T.
Clock Module
l Provides the working clock for each module on the EM8T.

Power Supply Module

This module provides the DC power of the following specifications to each module on the EM8T.
l 3.3 V
l 3.0 V
l 2.5 V
l 1.8 V

l 1.2 V
5.2.4 Front Panel

On the front panel of the AND1EM8T, there are indicators and interfaces.

Figure 5-4 shows the appearance of the front panel of the AND1EM8T.
Figure 5-4 Front panel of the AND1EM8T
Indicator
The following indicators are present on the front panel of the AND1EM8T:
l LINK indicator, green, which indicates the connection status of the port
l ACT indicator, yellow, which indicates the data transceiving status of the port
NOTE
Above each service interface, there is a service port connection status indicator (LINK) and a service port
transmit/receive status indicator (ACT).
Interface
Table 5-6 lists the types and usage of the interfaces on the AND1EM8T.
Table 5-6 Types and usage of the interfaces on the AND1EM8T
Interfac Interfac Usage Pin Corresponding

e on the e Type Cable
Front
Panel
FE/GE0 RJ45 FE/GE auto-sensing Refer to Table 5-7. Refer to 9.4.1

to FE/ electrical interface Ethernet Cables.
GE7

Table 5-7 Pins of the FE/GE electrical interfaces
87654321 3 Positive of twisted pair 2

Technical specifications of the AND1EM8T board include interface specifications and physical
specifications.
Table 5-8 lists the specifications of the electrical interfaces on the AND1EM8T board.
Table 5-8 Technical specifications of the FE/GE electrical interface
Item Specification
Electrical signal interface rate Supports interface rates at 100 Mbit/s and
1000 Mbit/s.
RJ45 electrical interface specification Complies with IEEE 802.3.
Weight (kg): 0.46

This section describes the AND1EM4F (a 4 channels GE/FE optical interface board), in terms

5.3.1 Overview
The AND1EM4F (EM4F for short) is a four channels FE/GE optical interface board. The
function version of the EM4F is AND1. The AND1EM4F is housed in any of slots 1 to 4.

The AND1EM4F mainly accesses 4 x FE/GE optical signals, and processes the services with
Table 5-9 lists the functions and features of the AND1EM4F.
Table 5-9 Functions and features of the AND1EM4F

Basic function Description
Basic function Supports four FE/GE optical interfaces, on which FE optical

modules and GE optical modules can be mixedly used. Accesses
4 x FE/GE optical signals, and processes the services with the
AND1CXPA/AND1CXPB.
Interface function Supports PHY-layer inloop and outloop.


The AND1EM4F mainly consists of the service access module, service processing module,
Figure 5-5 shows the block diagram for the functions of the AND1EM4F.

Figure 5-5 Block diagram for the functions of the AND1EM4F

Back plane
4 x FE/GE
optical signals Service signals Service Service signals
Service access
processing CXP
module
module
Management bus

CXP
module module
Management bus
CXP

3.0V Power supply
1.2V module
supply
Transmit Direction
through the backplane-side interface of the EM4F. The service processing module identifies the
destination interfaces for the packets, and buffers and schedules the packets. Then, the service
processing module sends the processed packets to the service access module, where coding/
decoding, serial/parallel conversion, and E/O conversion are performed. Finally, the service
access module outputs the packets through the GE/FE interfaces on the front panel.
Receive Direction
module performs O/E conversion, serial/parallel conversion, and coding/decoding on the
services, and then sends the services to the service processing module. The service processing
module buffers the service packets, schedules the packets, and finally outputs the packets through
the backplane-side interface.

front panel, performs O/E conversion, serial/parallel conversion, and coding/decoding, and
then sends the services to the service processing module.
processing module, performs coding/decoding, serial/parallel conversion, and E/O
conversion on the packets, and then outputs the packets through the GE/FE interfaces on
the front panel.


service access module. Then, this module schedules packets from different interfaces.
Finally, this module outputs the packets through the backplane-side interface.
the packets. Finally, this module outputs the packets to the service access module.
Management Module
This module is used with the AND1CXPA/AND1CXPB to manage and control each module on
the EM4F.
Clock Module
l Provides the working clock for each module on the EM4F.
Power Supply Module

This module provides the DC power of the following specifications to each module on the EM4F.
l 3.3 V
l 3.0 V
l 2.5 V
l 1.2 V
5.3.4 Front Panel

On the front panel of the AND1EM4F, there are indicators and interfaces.

Figure 5-6shows the appearance of the front panel of the AND1EM4F.
Figure 5-6 Front panel of the AND1EM4F
Indicator
The following indicators are present on the front panel of the AND1EM4F:

l L/A0 to L/A3 indicators, green or orange, which indicate the port connection status and
data transmit/receive status
Interface
Four SFP interfaces are present on the EM4F. Table 5-10 lists the types and usage of the
interfaces on the EM4F.
Table 5-10 Types and usage of the interfaces on the AND1EM4F

Interface on the Front Interface Usage Correspo
Panel Type nding
Fiber
Optical IN0 to IN3 LC When a two-fiber bidirectional Refer to 9.5

interface optical module is used, this Fibers.
interface is used as an input
interface for the GE optical signal.
When a single-fiber bidirectional
optical module is used, this
interface is not used.
OUT0 to LC When a two-fiber bidirectional

OUT3 optical module is used, this
interface is used as an output
interface for the GE/FE optical
signal.
interface is used as an input/output
signal.

Technical specifications of the AND1EM4F board include interface specifications and physical
specifications.
Table 5-11 and Table 5-12 lists the specifications of the interfaces on the AND1EM4F board.

Table 5-11 Technical specifications of the GE optical interface

Item Specification
Optical Two-fiber bidirectional interface Single-fiber bidirectional interface

interface
type 1000BAS 1000BAS 1000BAS 1000BAS 1000BAS 1000BAS 1000BAS 1000BAS
E-SX E-LX E-VX E-ZX E-BX10- E-BX10- E-BX40- E-BX40-
(0.5 km) (10 km) (40 km) (80 km) U D U D
(10 km) (10 km) (40 km) (40 km)
Fiber type Multi- Single- Single- Single- Single- Single- Single- Single-
mode mode mode mode mode mode mode mode
Working 770 to 1270 to 1260 to 1500 to Tx: 1260 Tx: 1480 Tx: 1260 Tx: 1480
waveleng 860 1360 1360 1580 to 1360 to 1500 to 1360 to 1500
th range Rx: 1480 Rx: 1260 Rx: 1480 Rx: 1260
(nm) to 1500 to 1360 to 1500 to 1360
Mean -9.5 to 0 -11 to -3 -5 to 0 -2 to 5 -9 to -3 -9 to -3 -3 to 5 -3 to 5

launched
optical
power
(dBm)
Receiver -17 -19 -23 -23 –19.5 –19.5 –23 –23

sensitivit
y (dBm)
Minimum 0 -3 -3 -3 –3 –3 –3 –3
overload
(dBm)
Minimum 9 9 9 9 6 6 6 6
extinction
ratio (dB)
Optical 34060286 34060473 S4016954 34060360 34060470 34060475 34060539 34060540

module
code
NOTE
For details of the optical module, see 7.2 Optical Module Labels.
Table 5-12 Performance specifications of the FE optical interface

Item Specification
Optical interface Two-fiber bidirectional interface

type
100BASE-FX 100BASE-FX 100BASE-FX
(15 km) (40 km) (80 km)
Fiber type Single-mode Single-mode Single-mode

Item Specification
Working wavelength 1261 to 1360 1263 to 1360 1480 to 1580

range (nm)
Mean launched -15 to -8 -5 to 0 -5 to 0

optical power (dBm)
Receiver sensitivity -28 -34 -34

(dBm)
Minimum overload -8 -10 -10

(dBm)
Minimum extinction 8.2 10 10

ratio (dB)
Optical module code S4015755 S4015715 34060282

NOTE
Weight (kg): 0.44

This section describes the AND1EM8F (an 8 channels GE/FE optical interface board), in terms
5.4.1 Overview
The AND1EM8F (EM8F for short) is an eight channels FE/GE optical interface board. The
function version of the EM8F is AND1. The AND1EM8F is housed in any of slots 1 to 2.

The AND1EM8F mainly accesses 8 x FE/GE optical signals, and processes the services with
Table 5-13 lists the functions and features of the AND1CXPA/AND1EM8F.

Table 5-13 Functions and features of the AND1EM8F

Basic function Supports eight FE/GE optical interfaces, on which FE optical

modules and GE optical modules can be mixedly used.


The AND1EM8F mainly consists of the service access module, service processing module,
Figure 5-7 shows the block diagram for the functions of the AND1EM8F.
Figure 5-7 Block diagram for the functions of the AND1EM8F

Back plane
8 x FE/GE
optical signals Service signals Service Service signals
Service access
processing CXP
module
module
Management bus

CXP
module module
Management bus
CXP

3.0V Power supply
1.2V module
supply
Transmit Direction
through the backplane-side interface of the EM8F. The service processing module identifies the

destination interfaces for the packets, and buffers and schedules the packets. Then, the service
processing module sends the processed packets to the service access module, where coding/
decoding, serial/parallel conversion, and E/O conversion are performed. Finally, the service
access module outputs the packets through the GE/FE interfaces on the front panel.
Receive Direction
module performs O/E conversion, serial/parallel conversion, and coding/decoding on the
services, and then sends the services to the service processing module. The service processing
module buffers the service packets, schedules the packets, and finally outputs the packets through
the backplane-side interface.

front panel, performs O/E conversion, serial/parallel conversion, and coding/decoding, and
then sends the services to the service processing module.
processing module, performs coding/decoding, serial/parallel conversion, and E/O
conversion on the packets, and then outputs the packets through the GE/FE interfaces on
the front panel.

service access module. Then, this module schedules packets from different interfaces.
Finally, this module outputs the packets through the backplane-side interface.
the packets. Finally, this module outputs the packets to the service access module.
Management Module
the EM8F.
Clock Module
l Provides the working clock for each module on the EM8F.


Power Supply Module

This module provides the DC power of the following specifications to each module on the EM8F.
l 3.3 V
l 3.0 V
l 2.5 V
l 1.8 V
l 1.2 V
5.4.4 Front Panel

On the front panel of the AND1EM8F, there are indicators and interfaces.

Figure 5-8 shows the appearance of the front panel of the AND1EM8F.
Figure 5-8 Front panel of the AND1EM8F
Indicator
The following indicators are present on the front panel of the AND1EM8F:
l L/A0 to L/A7 indicators, green or orange, which indicate the port connection status and
data transmit/receive status
Interface
Eight SFP interfaces are present on the EM8F. Table 5-14 lists the types and usage of the
interfaces on the EM8F.

Table 5-14 Types and usage of the interfaces on the AND1EM8F

Panel Type nding
Cable
Fiber
Optical IN0 to IN7 LC When a two-fiber bidirectional Refer to 9.5

interface optical module is used, this Fibers.
interface is used as an input
interface for the GE optical signal.
interface is not used.
OUT0 to LC When a two-fiber bidirectional

OUT7 optical module is used, this
interface is used as an output
signal.
interface is used as an input/output
signal.

Technical specifications of the AND1EM8F board include interface specifications and physical
specifications.
Table 5-15 and Table 5-16 lists the specifications of the interfaces on the AND1EM8F board.

Item Specification

interface
(0.5 km) (10 km) (40 km) (80 km) U D U D
(10 km) (10 km) (40 km) (40 km)

Item Specification
(nm) to 1500 to 1360 to 1500 to 1360

launched
optical
power
(dBm)
Receiver -17 -19 -23 -23 –19.5 –19.5 –23 –23

sensitivit
y (dBm)
Minimum 0 -3 -3 -3 –3 –3 –3 –3
overload
(dBm)
Minimum 9 9 9 9 6 6 6 6
extinction
ratio (dB)
Optical 34060286 34060473 S4016954 34060360 34060470 34060475 34060539 34060540

module
code
NOTE

Item Specification

type
(15 km) (40 km) (80 km)

range (nm)

optical power (dBm)

(dBm)

(dBm)

Item Specification

ratio (dB)

NOTE
Weight (kg): 0.46
5.5 AND1EX1 - 1 Channel 10 GE Optical Interface Board

This section describes the AND1EX1 (a 1 channel 10 GE optical interface board), in terms of
version, function, principle, front panel, and technical specifications.
5.5.1 Overview
The AND1EX1 (EX1 for short) is a one channel 10 GE optical interface board. The function
version of the EX1 is AND1. The AND1EX1 is housed in any of slots 5 to 6 (when working
with the AND1CXPA) and in any of slots 3 to 6 (when working with the AND1CXPB).

The AND1EX1 mainly accesses one channel of 10 GE signal, and processes the services with
Table 5-17 lists the functions and features of the AND1EX1.
Table 5-17 Functions and Features of the AND1EX1
Basic function Supports one 10GE optical interfaces. Accesses 1 x 10GE

signal, and processes the services with the AND1CXPA/
AND1CXPB.



AND1EX1 mainly consists of the service access module, service processing module,
management module, clock module, and power supply module
Figure 5-9 shows the block diagram for the functions of the AND1EX1.
Figure 5-9 Block diagram for the functions of the AND1EX1

Back plane
1 x 10GE signal Service signals Service Service signals
Service access
processing CXP
module
module
Management bus

CXP
module module
Management bus
CXP

3.3V Power supply
1.2V module
supply
Transmit Direction
through the backplane-side interface of the EX1. The service processing module buffers and
schedules the packets. Then, the service processing module sends the processed packets to the
service access module, where coding/decoding, and serial/parallel conversion are performed.
Finally, the service access module outputs the packets through the 10 GE interface on the front
panel.
Receive Direction
The 10 GE interface on the front panel receives 10 GE service signals. Then, the service access
module performs serial/parallel conversion, and coding/decoding on the services, and then sends
the services to the service processing module. The service processing module buffers and

schedules the service packets, and finally outputs the packets through the backplane-side
interface.

l In the receive direction, this module receives the 10 GE services from the interfaces on the
front panel, performs serial/parallel conversion, and coding/decoding, and then sends the
services to the service processing module.
packets, and then outputs the packets through the 10 GE interfaces on the front panel.

interface conversion module. Then, this module schedules packets based on the access
capability of the EX1 and the access bandwidth settings at the interface. Finally, this module
outputs the packets through the backplane-side interface.
AND1CXPB, buffers and schedules the packets. Finally, this module outputs the packets
to the service access module.
Management Module
the EX1.
Clock Module
l Provides the working clock for each module on the EX1.

Power Supply Module

This module provides the DC power of the following specifications to each module on the EX1.
l 5.0 V
l 3.3 V
l 1.8 V
l 1.2 V

5.5.4 Front Panel

On the front panel of the AND1EX1, there are indicators and an interface.

Figure 5-10 shows the appearance of the front panel of the AND1EX1.
Figure 5-10 Front panel of the AND1EX1
Indicator
The following indicators are present on the front panel of the AND1EX1:
l L/A indicators, green or orange, which indicate the port connection status and data transmit/
receive status
Interface
One SFP interface is present on the AND1EX1. Table 5-18 lists the types and usage of the
interfaces on the AND1EX1.
Table 5-18 Types and usage of the interfaces on the AND1EX1

Panel Type nding
Fiber
Optical IN LC Input interface for the 10GE Refer to 9.5

interface optical signal Fibers.
OUT LC Output interface for the 10GE

optical signal

Technical specifications of the AND1EX1 board include interface specifications and physical
specifications.
Table 5-19 lists the specifications of the electrical interfaces on the AND1EX1 board.

Table 5-19 Technical specifications of the 10GE optical interface

Item Specification
Optical interface type Two-fiber bidirectional interface
10GE 10GE 10GE

(10 km) (40 km) (80 km)
Working wavelength 1310 1550 1550

range (nm)
Mean launched -6 to -1 -1 to 2 0 to 4
optical power (dBm)
Receiver sensitivity –14.4 –15 –24

(dBm)
Minimum overload 0.5 –1 –7

(dBm)
Minimum extinction 6 8.2 9

ratio (dB)
Optical module code S4015772 S4015776 S4015794

NOTE
Weight (kg): 0.42
5.6 AND1ML1/AND1ML1A - 16 Channels E1 Electrical

Interface Board
This section describes the AND1ML1/AND1ML1A, which is a 16 channels E1 electrical
interface board, with regard to the version, functions, features, working principle, front panel,
valid slots, and technical specifications.
NOTE
The AND1ML1 and AND1ML1A have the same functions and features except for the matched impedance
(AND1ML1: 75 ohms E1; AND1ML1A: 120 ohms E1).
5.6.1 Overview
The functional version of the AND1ML1/AND1ML1A is AND1. The AND1ML1/AND1ML1A
is housed in any of slots 1 to 6.

The ML1A has two function versions, that is, AND1 and AND2. Table 5-20 lists the differences
between these two versions.
Table 5-20 Differences between the two function versions of the ML1
Function Difference
AND1ML1/AND1ML1A AND2ML1A/
AND2ML1B
Matching impedance at an AND1ML1: 75 ohms AND2ML1A: 75 ohms

interface AND1ML1A: 120 ohms AND2ML1B: 120 ohms
ATM scheduling mode Scheduling by service type Scheduling by connection

Scheduling by CBR, UBR,
UBR+, rt-VBR, or nrt-VBR
connection
ML-PPP scheduling Scheduling with four Scheduling with eight

priorities priorities
Number of timeslots 2-31 1-31

supported by a 64k channel

The AND1ML1 is a 75-ohm E1 board and the AND1ML1A is a 120-ohm E1 board. The
AND1ML1/ML1A can access a maximum of 16 x E1 signals, supports flexible configuration
of different services on each port, and is hot swappable.
Table 5-21 lists functions and features of the AND1ML1/AND1ML1A .
Table 5-21 Functions and features of the AND1ML1/AND1ML1A
Function and Feature Remarks
Basic functions Accesses and processes 16 x E1 signals and supports the ATM
E1, IMA, CES, and ML-PPP protocols.
Interface functions Supports collection of bandwidth utilization statistics at an

IMA/ML-PPP port.
Fractional E1 Supports the CES services at 64 kbit/s level.
PRBS Supports the PRBS function in framed or unframed mode of

an E1 port in the receive/transmit direction.
ATM/IMA Number of supported IMA 16

groups
supported ATM E1 services

Maximum number of E1 16
links in each IMA group
Dynamically enables or disables the IMA group, restarts the

IMA group protocol, and dynamically adds or deletes the
IMA group members.
Supported traffic types CBR

UBR
UBR+
rt-VBR
nrt-VBR
Number of supported ATM 256 remote connections

connections 128 local connections
(VPC and VCC included)
Number of supported ATM 64

services
Encapsulates ATM VPC/VCC service to the PWE3 in the N-

to-1 (N≤32) or 1-to-1 format.
Encapsulates the ATM cells to the PW in the concatenation

and non-concatenation modes. The number of PW
connections that support the cell concatenation is 64, and the
maximum number of concatenated cells is 28.
ATM OAM on the UNI side Supports the CC test.

and NNI side
Supports the LB test.
CES Number of supported CES 16

services
Supported emulation mode CESoPSN

SAToP
Supports the timeslot compression function. Provides the idle

64 kbit/s timeslot suppression function for the CES services
in the CESoPSN mode to save the transmission bandwidth.
Supported clock modes Retiming mode

Self-adaptation mode
The jitter compensation buffer time of the CES service can be

set. The jitter buffer time ranges from 0.375 ms to 16 ms, and
the step value is 0.125 ms.
The packet loading time of the CES service can be set. The
encapsulation buffer time ranges from 1 ms to 3 ms, and the
step value is 1 ms.

ML-PPP Number of supported ML- 8

PPP groups
Maximum number of links 16

supported by each ML-PPP
group
Functions as the UNI interface to access IP packets of the

L3VPN services.
Clock Physical Synchronization Supported

The AND1ML1/AND1ML1A mainly consists of the control module, line-side processing
module, system-side processing module, backplane interface module, clock module, and power
supply module.
Figure 5-11shows the block diagram for the working principle of the AND1ML1/AND1ML1A.
Figure 5-11 Block diagram for the working principle of the AND1ML1/AND1ML1A
Backplane
1.2 V -48 V/-60 V

1.26 V -48 V/-60 V
To each module Power supply
2.5 V module
3.3 V 3.3 V
Service Service Service bus

16 x E1 signals Line-side bus System-side bus Backplane Active CXP
processing interface Service bus
module processing module module
Standby CXP
Serial
Management bus
management
bus
Management bus Control module CXP
Clock signals Clock signals

To each module Clock module CXP
In Transmit Direction
The AND1ML1/AND1ML1A first distributes the signals in Ethernet packets from the backplane
to different protocol processing chips according to the service types. The system-side processing

module decapsulates the concatenated services and buffers the services in queues. Then, this
module schedules the egress queues according to the service types, processes and converts the
services, and finally sends the services to the line-side processing module. The line-side
processing module performs coding, dejitter, pulse shaping, and line driving for the services,
and finally sends the services to E1 interfaces.
In Receive Direction
The line processing module performs impedance match, signal equalization, signal level
conversion, clock data recovery, dejitter, and decoding for the accessed E1 signals. Then, the
signals are sent into the system-side processing module, which frames the signals, encapsulates
the IMA, CES, and ML-PPP services in PWE3, and schedules PWs. Finally, this module sends
the signals in Ethernet packets to the backplane interface module.
Line-Side Processing Module

In the receive channel, this module performs impedance match, signal equalization, electrical
level conversion, clock data recovery, dejitter, and decoding to signals. In the transmit channel,
this module performs encoding, dejitter, pulse shaping, and line driving to signals.
System-Side Processing Module

This module frames 16 x E1 signals, runs the CES, IMA, and ML-PPP protocols, and performs
PWE3 encapsulation.
Backplane Interface Module

The service bus receives or transmits service signals.
Control Module
This module controls the reading and writing on the chip, resets the chip, and detects faults in
the chip.When used with the AND1CXPA/AND1CXPB, this module controls the board.
Clock Module
This module provides various clock signals for the board to operate normally, detects clocks,
and selects the line recovery clock.
Power Supply Module

This module converts the -48 V DC/-60 V DC voltage to DC voltages required by each module
on the board.
5.6.4 Front Panel

On the front panel of the AND1ML1/AND1ML1A, there are indicators and interfaces.

Figure 5-12 shows the appearance of the front panel of the AND1ML1.

Figure 5-12 Front panel of the AND1ML1
Figure 5-13 shows the appearance of the front panel of the AND1ML1A.
Figure 5-13 Front panel of the AND1ML1A
Indicators
The following indicators are present on the front panel of the AND1ML1/AND1ML1A:
Interfaces
There is one Anea 96 interface on the front panel of the AND1ML1/AND1ML1A. Table
5-22 lists the type and usage of the interface. For cables corresponding to the interfaces, see
9.4.2 75-Ohm 16 x E1 Cables and 9.4.3 120-Ohm 16 x E1 Cables.
Table 5-22 Type and usage of the interface on the front panel of the ML1
Interface Interface Usage

on the Type
Front AND1ML1 AND1ML1A
Panel
1 - 16 Anea 96 75-ohm interface, which is used to 120-ohm interface, which is

transmit or receive the first to used to transmit or receive the
sixteenth channels of E1 services. first to sixteenth channels of
E1 services.
Table 5-23 lists the pins of the Anea 96 interface.

Table 5-23 Pins of the Anea 96 interface

Front View Connector Pin Usage Connector Pin Usage
1 Rx1 25 Tx1
2 26
3 Rx2 27 Tx2
4 28
5 Rx3 29 Tx3
6 30
7 Rx4 31 Tx4
8 32
9 Rx5 33 Tx5
10 34
11 Rx6 35 Tx6
12 36
13 Rx7 37 Tx7
14 38
15 Rx8 39 Tx8
16 40
17 Rx9 41 Tx9
18 42
19 R x 10 43 T x 10
20 44
21 R x 11 45 T x 11
22 46
23 R x 12 47 T x 12
24 48
49 R x 13 73 T x 13
50 74
51 R x 14 75 T x 14
52 76
53 R x 15 77 T x 15

54 78
55 R x 16 79 T x 16
56 80
5.6.5 Specifications
The technical specifications of the AND1ML1/AND1ML1A include the interface
specifications, dimensions, weight, and power consumption.
Table 5-24 lists the specifications of the interfaces on the AND1ML1/AND1ML1A.
Table 5-24 Specifications of the interfaces on the AND1ML1/AND1ML1A

Item Specification Requirement
Nominal bit rate (kbit/s) 2048
Interface impedance 75 ohms (AND1ML1)

120 ohms (AND1ML1A)
Interface code HDB3
Pulse waveform at the output Complies with ITU-T G.703

interface
Attenuation tolerance of the input 0 to 6

interface at the point with a
frequency of 1024 kHz (dB)
Anti-interference capability of the Complies with ITU-T G.703

input interface
Input jitter tolerance Complies with ITU-T G.823
Output jitter Complies with ITU-T G.823
Board dimensions (mm): 20.32 (H) x 225.75 (D) x 193.80 (W)(0.80 in.×8.89 in.×7.63 in.)
Weight (kg): 0.56(1.23 lb)

5.7 AND3ML1A/AND3ML1B - 16 Channels E1 Interface

Board
This section describes the AND3ML1A/AND3ML1B, a 16 channels E1 electrical interface
specifications.
NOTE
The mapping impedance of an interface on the AND3ML1A is 75 ohm, and the mapping impedance of an
interface on the AND3ML1B is 120 ohm. Except the difference of mapping impedance, the functions and
features of the AND3ML1A and AND3ML1B are the same.
5.7.1 Overview
The AND3ML1A/AND3ML1B (ML1A/ML1B for short) is a 16 channels E1 interface board.
The function version of the ML1A/ML1B is AND2. The AND3ML1A/AND3ML1B is housed
in any of slots 1 to 6.

The AND3ML1A/AND3ML1B is an E1 interface board. The AND3ML1A/AND3ML1B must
be used with the system control board to access and process 16 channels of E1 services. Services
at interfaces on the AND3ML1A/AND3ML1B can be flexibly configured, and protocols such
as ATM TC, IMA, CES, and ML-PPP are supported.
Table 5-25 lists the functions and features of the AND3ML1A/AND3ML1B.
Table 5-25 Functions and features of the AND3ML1A/AND3ML1B
Basic functions Accesses and processes 16 x E1 signals and supports the ATM TC,
IMA, CES, and ML-PPP protocols.
PRBS Supports the PRBS function in framed or unframed mode of an E1

port in the receive/transmit direction.

groups
/supported ATM TC services
Maximum number of E1 links 16

in each IMA group
Dynamically adds or deletes the IMA group members.

Supported traffic types l CBR

l UBR
l UBR+
l rt-VBR
l nrt-VBR


services
Encapsulates ATM VPC/VCC service to the PWE3 in the N-to-1

(N≤32) or 1-to-1 format.
Encapsulates the ATM cells to the PW in the concatenation and

non-concatenation modes. The number of PW connections that
support the cell concatenation is 64, and the maximum number of
concatenated cells is 31.

services

SAToP
Supports the timeslot compression function. Provides the vacant

64 kbit/s timeslot suppression function for the CES services in the
CESoPSN mode to save the transmission bandwidth.
The jitter compensation buffer time of the CES service can be set.
The jitter buffer time ranges from 2 ms to 8 ms.
encapsulation buffer time ranges from 1 ms to 3 ms.
ML-PPP Number of supported ML-PPP 8

groups
Maximum number of links 16

group
Functions as the UNI interface to access IP packets of the L3VPN

services.

The AND3ML1A/AND3ML1B mainly consists of the service access module, service
processing module, management module, clock module, and power supply module.

Figure 5-14 shows the functional block diagram of the AND3ML1A/AND3ML1B.
Figure 5-14 Functional block diagram of the AND3ML1A/AND3ML1B

Backplane
16 x E1 Service signal Service Service signal

Service access
processing CXP
module
module
Management bus
Line clocks Management Management bus

CXP
module
-48V/-60V System
3.3V Power
Clock . . power supply
. .
supply
module . .
-48V/-60V
1V module System
power supply
System clocks
Line clocks CXP
CXP
Transmit Direction
The service signals from the AND1CXPA/AND1CXPB are sent to the service processing
module. The service processing module performs PWE3 decapsulation and PW scheduling for
the service signals, processes the service signals based on the IMA/ATM, CES, and ML-PPP
protocols, performs the E1 framing function, and sends the service signals to the service access
module. The service access module performs encoding and line drive for the signals and outputs
the signals through the backplane-side interfaces.
Receive Direction
The board accesses service signals through the backplane-side interfaces, and then the signals
are sent to the service access module. The service access module performs interference isolation,
lightning-proof, impedance matching, level conversion, signal balancing, decoding, and then
sends the processed signals to the service processing module. The service processing module
performs E1 framing, processes service signals based on the IMA/ATM, CES, and ML-PPP
protocols, implements PWE3 encapsulation and PW scheduling, and sends the signals to the
AND1CXPA/AND1CXPB through the backplane-side interfaces.

l In the receive direction, this module isolates common mode interference, protects circuits
against transient failures, matches the impedance in the receive direction with the internal
impedance, and performs level conversion, balancing, and decoding for the service signals.
Finally, this module sends the processed signals to the service processing module.
l In the transmit direction, this module receives the service signals from the service
processing module, encodes the signals, drives the line, and outputs the service signals
through the backplane-side interfaces.

l This module recovers the line clock.

l In the receive direction, this module receives the signals from the service access module
and performs E1 framing. This module also identifies protocol types of the service signals,
processes the service signals based on the IMA/ATM, CES, and ML-PPP protocols (for
example, addition and deletion of IMA group members, VP/VC switching and
concatenation of ATM cells, vacant slot compression of CES services, and setup of ML-
PPP groups). Then, this module performs PWE3 encapsulation and PW scheduling, Finally,
this module converts the processed signals to high-rate signals, and then sends the signals
to the AND1CXPA/AND1CXPB through the backplane-side interfaces.
l In the transmit direction, this module receives the high-rate signals from the AND1CXPA/
AND1CXPB through the backplane-side interfaces and recovers low-rate service signals.
Then, this module performs PWE3 decapsulation, identifies different protocols and
processes the service signals, and completes E1 framing. Finally, this module sends the
processed signals to the service access module.
Management Module
This module manages and controls each module on the board.
Clock Module
l When used with the AND1CXPA/AND1CXPB, processes the recovered line clock.
l Provides the working clock for each module on the board.
Power Supply Module

This module converts the input DC voltage into various DC voltages required by each module
on the board.
5.7.4 Front Panel

On the front panel of the AND3ML1A/AND3ML1B, there are indicators and interfaces.
Appearances of the Front Panel

Figure 5-15 shows the appearances of the front panel of the AND3ML1A/AND3ML1B.
Figure 5-15 Front panels of the AND3ML1A/AND3ML1B

Indicators
The following indicators are present on the front panel of the AND3ML1A/AND3ML1B:
Interfaces
There is one Anea 96 interface on the front panel of the AND3ML1A/AND3ML1B. Table
5-26 lists the type and usage of the interfaces. 9.4.2 75-Ohm 16 x E1 Cables and 9.4.3 120-
Ohm 16 x E1 Cables list the cables corresponding to the interfaces.
Table 5-26 Type and usage of the interfaces on the front panel of the AND3ML1A/AND3ML1B
Interface Interface Usage
on the Type
Front AND3ML1A AND3ML1B
Panel
0 - 15 Anea 96 75-ohm interface, which is used 120-ohm interface, which is

to transmit or receive the zero used to transmit or receive the
to fifteenth channels of E1 zero to fifteenth channels of E1
services. services.

1 Rx0 25 Tx0
2 26
3 Rx1 27 Tx1
4 28
5 Rx2 29 Tx2
6 30
7 Rx3 31 Tx3
8 32
9 Rx4 33 Tx4
10 34
11 Rx5 35 Tx5

12 36
13 Rx6 37 Tx6
14 38
15 Rx7 39 Tx7
16 40
17 Rx8 41 Tx8
18 42
19 Rx9 43 Tx9
20 44
21 R x 10 45 T x 10
22 46
23 R x 11 47 T x 11
24 48
49 R x 12 73 T x 12
50 74
51 R x 13 75 T x 13
52 76
53 R x 14 77 T x 14
54 78
55 R x 15 79 T x 15
56 80

The technical specifications of the AND3ML1A/AND3ML1B include the interface
specifications and physical specifications.
Table 5-28 lists the specifications of the interfaces on the AND3ML1A/AND3ML1B.

Table 5-28 Specifications of the interfaces on the AND3ML1A/AND3ML1B

Interface impedance 75 ohms (ML1A)

120 ohms (ML1B)
Interface code HDB3
Pulse waveform at the output interface Complies with ITU-T G.703
Attenuation tolerance of the input interface at 0 to 6

the point with a frequency of 1024 kHz (dB)
Anti-interference capability of the input Complies with ITU-T G.703

interface
Weight (kg): 0.44(0.97 lb)
5.8 AND2MD1A/AND2MD1B - 32 Channels E1 Interface

Board
This section describes the AND2MD1A/AND2MD1B, a 32 channels E1 electrical interface
specifications.
NOTE
The mapping impedance of an interface on the AND2MD1A is 75 ohm, and the mapping impedance of an
interface on the AND2MD1B is 120 ohm. Except the difference of mapping impedance, the functions and
features of the AND2MD1A and AND2MD1B are the same.
5.8.1 Overview
The AND2MD1A/AND2MD1B (MD1A/MD1B for short) is a 32 channels E1 interface board.
The function version of the MD1A/MD1B is AND1. The AND2MD1A/AND2MD1B is housed
in any of slots 1 to 6.

The AND2MD1A/AND2MD1B is an E1 interface board. The AND2MD1A/AND2MD1B must
be used with the system control board to access and process 32 channels of E1 services. Services

at interfaces on the AND2MD1A/AND2MD1B can be flexibly configured, and protocols such

as ATM TC, IMA, CES, and ML-PPP are supported.
Table 5-29 lists the functions and features of the AND2MD1A/AND2MD1B.
Table 5-29 Functions and features of the AND2MD1A/AND2MD1B
Basic functions Accesses and processes 32 x E1 signals and supports the ATM TC,
IMA, CES, and ML-PPP protocols.
PRBS Supports the PRBS function in framed or unframed mode of an E1

port in the receive/transmit direction.

groups
/supported ATM TC services
Maximum number of E1 links 16a

or 64 kbit/s level serial ports in
each IMA group
Dynamically adds or deletes the IMA group members.
Supported traffic types l CBR

l UBR
l UBR+
l rt-VBR
l nrt-VBR


services
Encapsulates ATM VPC/VCC service to the PWE3 in the N-to-1

(N≤32) or 1-to-1 format.
Encapsulates the ATM cells to the PW in the concatenation and

non-concatenation modes. The number of PW connections that
support the cell concatenation is 64, and the maximum number of
concatenated cells is 31.

services

SAToP

Supports the timeslot compression function. Provides the vacant

64 kbit/s timeslot suppression function for the CES services in the
CESoPSN mode to save the transmission bandwidth.
The jitter compensation buffer time of the CES service can be set.
The jitter buffer time ranges from 2 ms to 8 ms.
encapsulation buffer time ranges from 1 ms to 3 ms.
ML-PPP Number of supported ML-PPP 16

groups
Maximum number of links 16b

group
Functions as the UNI interface to access IP packets of the L3VPN

services.
NOTE
a: In the case of the AND2MD1A/AND2MD1B, the links corresponding to the former 16 and latter 16 E1
ports cannot be bundled to an IMA group.
a: In the case of the AND2MD1A/AND2MD1B, the links corresponding to the former 16 and latter 16 E1
ports cannot be bundled to an ML-PPP group.

The AND2MD1A/AND2MD1B mainly consists of the service access module, service
processing module, management module, clock module, and power supply module.
Figure 5-16 shows the functional block diagram of the AND2MD1A/AND2MD1B.
Figure 5-16 Functional block diagram of the AND2MD1A/AND2MD1B

Backplane
32 x E1 Service signal Service Service signal

Service access
processing CXP
module
module
Management bus
Line clocks Management Management bus

CXP
module

3.3V Power
Clock . . supply
. .
supply
module . .
-48V/-60V
1V module System power
supply
System clocks
Line clocks CXP
CXP

Transmit Direction
The service signals from the AND1CXPA/AND1CXPB are sent to the service processing
module. The service processing module performs PWE3 decapsulation and PW scheduling for
the service signals, processes the service signals based on the IMA/ATM, CES, and ML-PPP
protocols, performs the E1 framing function, and sends the service signals to the service access
module. The service access module performs encoding and line drive for the signals and outputs
the signals through the backplane-side interfaces.
Receive Direction
The board accesses service signals through the backplane-side interfaces, and then the signals
are sent to the service access module. The service access module performs interference isolation,
lightning-proof, impedance matching, level conversion, signal balancing, decoding, and then
sends the processed signals to the service processing module. The service processing module
performs E1 framing, processes service signals based on the IMA/ATM, CES, and ML-PPP
protocols, implements PWE3 encapsulation and PW scheduling, and sends the signals to the
AND1CXPA/AND1CXPB through the backplane-side interfaces.

l In the receive direction, this module isolates common mode interference, protects circuits
against transient failures, matches the impedance in the receive direction with the internal
impedance, and performs level conversion, balancing, and decoding for the service signals.
Finally, this module sends the processed signals to the service processing module.
l In the transmit direction, this module receives the service signals from the service
processing module, encodes the signals, drives the line, and outputs the service signals
through the backplane-side interfaces.
l This module recovers the line clock.

l In the receive direction, this module receives the signals from the service access module
and performs E1 framing. This module also identifies protocol types of the service signals,
processes the service signals based on the IMA/ATM, CES, and ML-PPP protocols (for
example, addition and deletion of IMA group members, VP/VC switching and
concatenation of ATM cells, vacant slot compression of CES services, and setup of ML-
PPP groups). Then, this module performs PWE3 encapsulation and PW scheduling, Finally,
this module converts the processed signals to high-rate signals, and then sends the signals
to the AND1CXPA/AND1CXPB through the backplane-side interfaces.
l In the transmit direction, this module receives the high-rate signals from the AND1CXPA/
AND1CXPB through the backplane-side interfaces and recovers low-rate service signals.
Then, this module performs PWE3 decapsulation, identifies different protocols and
processes the service signals, and completes E1 framing. Finally, this module sends the
processed signals to the service access module.
Management Module
This module manages and controls each module on the board.

Clock Module
l When used with the AND1CXPA/AND1CXPB, processes the recovered line clock.
l Provides the working clock for each module on the board.
Power Supply Module

This module converts the input DC voltage into various DC voltages required by each module
on the board.
5.8.4 Front Panel

On the front panel of the AND2MD1A/AND2MD1B, there are indicators and interfaces.
Appearances of the Front Panel

Figure 5-17 shows the appearances of the front panel of the AND2MD1A/AND2MD1B.
Figure 5-17 Front panels of the AND2MD1A/AND2MD1B
Indicators
The following indicators are present on the front panel of the AND2MD1A/AND2MD1B:
Interfaces
There are two Anea 96 interfaces on the front panel of the AND2MD1A/AND2MD1B. Table
5-30 lists the type and usage of the interfaces. 9.4.2 75-Ohm 16 x E1 Cables and 9.4.3 120-
Ohm 16 x E1 Cables list the cables corresponding to the interfaces.

Table 5-30 Type and usage of the interfaces on the front panel of the AND2MD1A/AND2MD1B
Interfac Interfac Usage

e on the e Type
Front AND2MD1A AND2MD1B
Panel
0 to 15 Anea 96 75-ohm interface, which is used 120-ohm interface, which is used

to transmit or receive the zero to to transmit or receive the zero to
fifteenth channels of E1 fifteenth channels of E1 services.
services.
16 to 31 Anea 96 75-ohm interface, which is used 120-ohm interface, which is used

to transmit or receive the to transmit or receive the
sixteenth to thirty-first channels sixteenth to thirty-first channels
of E1 services. of E1 services.
1 Rx0 25 Tx0
2 26
3 Rx1 27 Tx1
4 28
5 Rx2 29 Tx2
6 30
7 Rx3 31 Tx3
8 32
9 Rx4 33 Tx4
10 34
11 Rx5 35 Tx5
12 36
13 Rx6 37 Tx6
14 38
15 Rx7 39 Tx7
16 40
17 Rx8 41 Tx8

18 42
19 Rx9 43 Tx9
20 44
21 R x 10 45 T x 10
22 46
23 R x 11 47 T x 11
24 48
49 R x 12 73 T x 12
50 74
51 R x 13 75 T x 13
52 76
53 R x 14 77 T x 14
54 78
55 R x 15 79 T x 15
56 80

The technical specifications of the AND2MD1A/AND2MD1B include the interface
specifications and physical specifications.
Table 5-32 lists the specifications of the interfaces on the AND2MD1A/AND2MD1B.
Table 5-32 Specifications of the interfaces on the AND2MD1A/AND2MD1B
Interface impedance 75 ohms (MD1A)

120 ohms (MD1B)
Interface code HDB3
Pulse waveform at the output Complies with ITU-T G.703

interface

Attenuation tolerance of the input 0 to 6

interface at the point with a
frequency of 1024 kHz (dB)
Anti-interference capability of the Complies with ITU-T G.703

input interface
Weight (kg): 0.49(1.08 lb)

Hardware Description 6 Filler Panel
6 Filler Panel
About This Chapter
A filler panel is used to cover any vacant slot in a chassis.

A filler panel can be used to perform electromagnetic shielding, keep out foreign substances,
and ensure proper ventilation.
6.2 Appearance and Valid Slots
There is no indicator or interface on a filler panel.

Hardware Description 6 Filler Panel

A filler panel can be used to perform electromagnetic shielding, keep out foreign substances,
and ensure proper ventilation.
Main functions of a filler panel are as follows:
l Performs electromagnetic shielding and ensures that the chassis meets the requirement of
electromagnetic radiation.
l Prevents foreign substances from getting into the chassis.
l Prevents internal voltage from being exposed.
l Ensures proper ventilation of cooling current inside the chassis.
6.2 Appearance and Valid Slots

There is no indicator or interface on a filler panel.
Appearance
Figure 6-1 shows the appearance of a filler panel.
Figure 6-1 Appearance of a filler panel
Valid Slots
A filler panel can be housed in any of slots 1-6 of a chassis.

Hardware Description 7 Pluggable Optical Modules
7 Pluggable Optical Modules
About This Chapter
Optical interface boards for the ATN 950B use the enhanced small form-factor pluggable (eSFP)
optical module.
The eSFP optical module, which is a protocol-independent optical transceiver applicable to
optical communication, implements O/E and E/O conversion for signals, and supports query of
information such as the transceiver performance and manufacturer.
7.1 Appearance and Application
The eSFP optical module can be inserted in GE and FE optical interfaces.
7.2 Optical Module Labels
Optical module labels, attached on back of the optical modules, are used to distinguish different
types of optical modules.

7.1 Appearance and Application

The eSFP optical module can be inserted in GE and FE optical interfaces.
Appearance
Figure 7-1 shows the appearance of the eSFP optical module.
Figure 7-1 Appearance of the eSFP optical module
Application
Table 7-1 lists the boards where the eSFP optical module is applicable.
Table 7-1 Boards where the eSFP optical module is applicable
Board Type Board Name
GE optical interface board AND1EG2
FE optical interface board AND1EF8F
7.2 Optical Module Labels

Optical module labels, attached on back of the optical modules, are used to distinguish different
types of optical modules.
Figure 7-2 shows the optical module labels.
Figure 7-2 Optical module label
1.25G-80km-1550nm
34060360
Optical module part number

As shown in Table 7-2, different types of optical modules have different part numbers.
Table 7-2 Part numbers and types of optical modules

Optical Optical Optical Module Information Mapping
Module Code Interface Type Board
S4015755 100BASE-FX Optical Transceiver, eSFP, 1310 nm, AND1EM4F

(15 km) 155 Mbit/s, LC, Single-mode, 15 km AND1EM8F
S4015715 100BASE-FX Optical Transceiver, eSFP, 1310 nm,

(40 km) 155 Mbit/s, LC, Single-mode, 40 km
34060282 100BASE-FX Optical Transceiver, eSFP, 1550 nm,

(80 km) 100 Mbit/s to 200 Mbit/s, LC, Single-
mode, 80 km
34060286 1000BASE-SX Optical Transceiver, eSFP, 850 nm, AND1EM4F

(0.5 km) 2.125 Gbit/s (Multi rate), LC, Multi- AND1EM8F
mode, 0.5 km
34060473 1000BASE-LX Optical Transceiver, eSFP, 1310 nm,

(10 km) 1.25 Gbit/s, LC, Single-mode, 10 km
S4016954 1000BASE-VX Optical Transceiver, eSFP, 1310 nm,

34060360 1000BASE-ZX Optical Transceiver, eSFP, 1550 nm,

34060470 1000BASE- Optical Transceiver, eSFP, Tx 1310 AND1EM4F

BX10-U nm/Rx 1490 nm, 1.25 Gbit/s, LC, AND1EM8F
(10 km) Single-mode, 10 km
34060475 1000BASE- Optical Transceiver, eSFP, Tx 1490

BX10-D nm/Rx 1310 nm, 1.25 Gbit/s, LC,
34060539 1000BASE- Optical Transceiver, eSFP, Tx 1310 AND1EM4F

BX40-U nm/Rx 1490 nm, 1.25 Gbit/s, LC, AND1EM8F
34060540 1000BASE- Optical Transceiver, eSFP, Tx 1490

BX40-D nm/Rx 1310 nm, 1.25 Gbit/s, LC,
S4015772 10GBASE-LR Optical Transceiver, eSFP, 1310 nm, AND1EX1

(10 km) 9.95 Gbit/s to 10.71 Gbit/s, LC,
Single-mode, 10 km
S4015776 10GBASE-ER Optical Transceiver, eSFP, 1550 nm,

(40 km) 9.95 Gbit/s to 11.1 Gbit/s, LC, Single-
mode, 40 km

S4015794 10GBASE-ZR Optical Transceiver, eSFP, 1550 nm,

(80 km) 9.95 Gbit/s to 11.1 Gbit/s, LC, Single-
mode, 80 km

Hardware Description 8 Pluggable Electrical Module
8 Pluggable Electrical Module
A pluggable electrical module is used at a GE SFP interface to transmit/receive GE electrical

signals.
Appearance
Figure 8-1 shows the appearance of the SFP electrical module.
Figure 8-1 Appearance of the GE SFP electrical module
Part Number
Table 8-1 lists the part number and the type of the pluggable module.
Table 8-1 Part number and type of electrical module
Electrical Electrical Working Electrical Module Mapping Board

Module interface mode Information
Code type
34100080 1000BASE- Full-duplex 1000BASE-T (RJ45) AND1EM4F,

T SFP Electrical AND1EM8F
Module, 100 m

Hardware Description 9 Cables
9 Cables
About This Chapter
This chapter describes various fibers and cables used on the equipment, including power cables,
grounding cables, management cables, clock cables, alarm cables, service cables, and fibers.
9.1 Power Supply Cables and Grounding Cables

This section describes power supply cables and grounding cables used on the equipment.
9.2 Management Cables
On the ATN 950B, Ethernet cables are used to input and output NM signals.
9.3 Clock Cables
The clock cables used on the ATN 950B include external clock cables and 120-to-75-ohm clock
cables.
9.4 Service Cables
The service cables include Ethernet cables, 75-ohm 16 x E1 cables, and 120-ohm 16 x E1 cables.
9.5 Fibers
This section describes the types of fibers and fiber connectors.

9.1 Power Supply Cables and Grounding Cables

This section describes power supply cables and grounding cables used on the equipment.
9.1.1 -48 V Power Supply Cable

The ATN 950B uses 2 U DC connectors to receive external power.
Power cables need to be produced on site. The power cables are made of 2U DC connectors,
single cord end terminals, and wires. Figure 9-1 shows the appearance of a power cable. The
technical specifications of the power cable are listed in Table 9-1.
Figure 9-1 Appearance of the power cable
screwdriver
-48V cable
(blue)
0 V cable
(black)
2 U DC connector
Table 9-1 Technical specifications of the power cable

Item Wire Related Terminal Related Available Length
Parameter Parameter
4 mm2 Electronic/Electric Bare crimp terminal, single 10 m

(0.006 wire, 450 V/750V, cord end terminal, 4 mm2
in.2) H07Z, K, 4 mm2 (0.006 in.2), 20 A, tin
power (0.006 in.2), blue/ plating, 10 mm(0.39 in.)
cable black green, fire deep, gray
and resistant cable with
terminal low smoke and no
halogen
9.1.2 Power Cable for the EPS30-4815AF

The EPS30-4815AF external AC power supply inputs external power supplies through AC
power cables. The EPS30-4815AF external AC power supply is connected to the ATN 950B
and batteries through DC power cables.

Structure
Figure 9-2 shows an AC input power cable connecting the mains to the EPS30-4815AF.
Figure 9-2 AC input power cable connecting the mains to the EPS30-4815AF
Figure 9-3 shows a power cable connecting the EPS30-4815AF to the output terminal of a
storage battery.
Figure 9-3 Power cable connecting the EPS30-4815AF to the output terminal of a storage battery
Main label
View A X2
W1 (Blue)
1
A W2 (Blue)
2
3 W3 (Black)
4 W4 (Black)
X1 X3
Figure 9-4 shows a short-circuiting cable for storage batteries.
Figure 9-4 Short-circuiting cable for storage batteries

Main label
X1 W1 X2
Figure 9-5 shows a power cable connecting the EPS30-4815AF to the PIU.

Figure 9-5 Power cable connecting the EPS30-4815AF to the PIU

Main label
X2
View A
W1 (Blue)
1
A W2 (Blue)
2
3 W3 (Black)
4 W4 (Black)
X1 X3
Technical Specifications
Cable Item Description
Power cable for Cable type (PI Straight Male)-(227IEC53-1.0^2(3C))-

inputting the mains (C13 Straight Female)
Technical International AC 250 V 10 A-3.00 m(9.84

specifications of the ft.)-3 x 1.0 mm2-Black
cable
Fireproof class CM
Output power cable Cable type (H4(5.08))-(2 x 18UL3385 Blue + 2 x

connecting to the 18UL3385 Black)-(2 x OT2.5-6)
terminal of a storage
battery Technical Ordinary plug, 4PIN, single row /5.08 mm
specifications of the (0.20 in.)
X1 connector
Technical Electronic and Power Cable, 300 V, UL3385,

specifications of the 0.81 mm2(0.001 in.2), 18AWG, Blue, 15 A,
W1/W2 wire Low Smoke Zero Halogen Cable
Technical Electronic and Power Cable, 300 V, UL3385,

specifications of the 0.81 mm2(0.001 in.2), 18AWG, Black, 15 A,
W3/W4 wire Low Smoke Zero Halogen Cable
Technical Naked Crimping Terminal, OT, 2.5mm2

specifications of the (0.004 in.2), M6, Tin Plating, Insulated Ring
X2/X3 terminal Terminal, 16 to 14AWG, Blue
Fireproof class CM
Short-circuiting Cable type (OT2.5-5)-(14UL1015 Black)-(OT2.5-5)

cable for a storage
battery Technical Naked Crimping Terminal, OT, 2.5mm2
specifications of the (0.004 in.2), M5, Tin Plating, Insulated Ring
X1/X2 terminal Terminal, 16 to 14AWG, Blue

Cable Item Description
Technical Wire, 600 V, 14AWG, Black, UL1015

specifications of the
W1 wire
Fireproof class CM
Output power cable Cable type (H4(5.08))-(2 x 18UL1015 Blue + 2 x

connecting to the 18UL1015 Black)-(2 x Cord End 2.0^2
PIU Yellow (2 x 1.0))
Technical Ordinary plug, 4PIN, single row /5.08 mm

specifications of the (0.20 in.)
X1 connector
Technical Wire, 600 V, 18AWG, Blue, UL1015

W1/W2 wire
Technical Wire, 600 V, 18AWG, Black, UL1015

W3/W4 wire
Technical Naked Crimping Terminal, Twin Cord End

specifications of the Terminal, 2 mm2(0.003 in.2), Insertion Depth
X2/X3 terminal 8 mm(0.31 in.), 23 A,Tin Plating, Yellow, 2
x 1.0 mm2
Fireproof class CM
Note 1: A power cable is named in the format of "Connector 1 Type-Cable Material Type-
Connector 2 Type".
Note 2: The specifications of power cables for inputting the mains vary in different countries
or regions. In this document, the AC power cables complying with international standards are
considered as examples.
9.1.3 PGND Cables

PGND cables are used to ground the ATN 950B.
PGND cables are made of wires and OT terminals. Figure 9-6 shows the appearance of a PGND
cable. The technical specifications of the PGND cable are listed in Table 9-2.

Figure 9-6 Appearance of the PGND cable
Table 9-2 Technical specifications of the power cable and PGND cable
Wire Related Parameter Terminal Related Parameter
Electronic/Electric wire, 450 V/750 V, H07Z, General terminal, OT, 6 mm2(0.009 in.2), tin
K, 4 mm2(0.006 in.2), yellow green, fire plating, pre-insulated ring terminal,
resistant cable with low smoke and no 12-10AWG, yellow
halogen
9.2 Management Cables

On the ATN 950B, Ethernet cables are used to input and output NM signals.
The management cables for the ATN 950B include Ethernet cables.
Ethernet cables are classified into straight-through cables and crossover cables, and are used for
communication between the equipment and the NMS computer. The NM interface on the
equipment is adaptive to a straight-through cable or a crossover cable.
Figure 9-7 shows an RJ45 connector used at the end of the Ethernet cable.
When the cable is connected to the ETH/OAM interface, the pin assignment of the RJ45
connector is as listed in Table 9-3.
Table 9-4 lists the technical specifications of the Ethernet cable.
Figure 9-7 RJ45 connector

PIN#8
PIN#1

Table 9-3 Pin assignment of the RJ45 connector (ETH/OAM)

Connecto Color Relation Usage
r Pin
1 White-orange Twisted pair Transmit positive of the NM interface
2 Orange Transmit negative of the NM interface
3 White-green Twisted pair Receive positive of the NM interface
6 Green Receive negative of the NM interface
4 Blue Twisted pair Grounding end of the Console interface
5 White-blue Receive end of the Console interface
7 White-brown Twisted pair Unspecified
8 Brown Transmit end of the Console interface
Table 9-4 Technical specifications of the Ethernet cable

Item Specification
Connector Network Interface Connector, 8-Bit 8-Pin, Crystal Plug
Cable type Twisted-Pair Cable, 100 ohm,Category 5e UTP, 0.51 mm(0.0200 in.),
24AWG, 8 Cores, PANTONE 430U
Number of cores Eight
9.3 Clock Cables

The clock cables used on the ATN 950B include external clock cables and 120-to-75-ohm clock
cables.
9.3.1 External Clock Cables

On the ATN 950B, the external clock cables with RJ45 connectors are used to input and output
the external clock or time signals.
The external clock cables can be connected to the CLK and TOD interfaces on the ATN 950B.
Structure
Figure 9-8 shows the structure of the RJ45 connector used on the external clock cable.

Figure 9-8 Structure of the RJ45 Connector

PIN#8
PIN#1
Pin Assignment
The external clock cables must be made on the equipment installation site. When the CLK and
TOD interfaces are used as external clock interfaces, the pin assignment of the RJ45 connector
is as listed in Table 9-5; when the CLK and TOD interfaces are used as external time interfaces,
the pin assignment of the RJ45 connector is as listed in Table 9-6.
Table 9-5 Pin assignment of the RJ45 connector (external clock mode)
Connector Color Relation Description

Pin
1 White-orange Twisted pair Receive negative of CLK
2 Orange Receive positive of CLK
3 White-green Twisted pair Unspecified
6 Green Unspecified
4 Blue Twisted pair Transmit negative of CLK
5 White-blue Transmit positive of CLK
7 White- brown Twisted pair Unspecified
8 Brown Unspecified
Table 9-6 Pin assignment of the RJ45 connector (external time mode)
Connecto Color Relation Description

r Pin
1PPS + Time DCLS Mode
Information Mode
1 White-orange Twisted pair Unspecified Unspecified
2 Orange Unspecified Unspecified
3 White-green Twisted pair Negative of 1PPS Negative of DCLS

signals signals

Connecto Color Relation Description

r Pin
1PPS + Time DCLS Mode
Information Mode
6 Green Positive of 1PPS Positive of DCLS

signals signals
4 Blue Twisted pair Grounding terminal Grounding terminal
5 White-blue Grounding terminal Grounding terminal
7 White-brown Twisted pair Negative of time Unspecified

information
8 Brown Positive of time Unspecified

information
Table 9-7 and Table 9-8 lists the technical specifications of the external clock cable.
Table 9-7 Technical specifications of the external shielded clock cable
Item Specification
Connector Network Interface Connector,8-Bit 8PIN,Shielded,Crystal Model

Connector,24-26AWG,Leads Single Solide Cabl
Cable type Twisted-Pair Cable,100ohm,Category 5e,FTP,0.52mm(0.0205 in.),

24AWG,8Cores,4Pairs,PANTONE 430U
Number of Eight
cores
Table 9-8 Technical specifications of the external non-shielded clock cable
Item Specification
Connector Network Interface Connector,8-Bit 8Pin,Non-Shielded,Crystal Plug
Cable type Twisted-Pair Cable,100ohm,,Category 5e UTP,0.51mm(0.0200 in.),

24AWG,8Cores,PANTONE 430U
Number of Eight
cores
9.3.2 Clock Bridging Cable

On the ATN 950B, the 120-to-75-ohm clock cable is used as the clock bridging cable.

Structure
Figure 9-9 shows the structure of the 120-to-75-ohm clock bridging cable.
Figure 9-9 Structure of the clock bridging cable

120-ohm or 75-
ohm conversion
connector Label
Heat-shrink tube
RJ-45 Main W1
View A connector label Heat-shrink tube
8 A
W5 Heat-shrink tube W2
1
W3
X1
W4
30 m
Pin Assignment
Table 9-9 lists the pin assignment of the clock bridging cable connector.
Table 9-9 Pin assignment of the clock bridging cable connector

120-Ohm Cable 75-Ohm Cable
Connector Pin Color Relation Core No.
X1.1 Orange Twisted pair W1
X1.2 White
X1.4 Blue Twisted pair W2
X1.5 White
X1.3 Green Twisted pair W3
X1.6 White
X1.7 White Twisted pair W4
X1.8 Brown
Table 9-10 lists the technical specifications of the clock bridging cable.

Table 9-10 Technical specifications of the clock bridging cable

Item Specification
Cable Single Cable, 120 ohm To 75 ohm Clock Cable, 30 m, MP8-II,

120CC4P0.4P430U(S)+4*SYV75-2/0.34(S)
Connector X1 Network Interface Connector,8-Bit 8PIN, Crystal Model Connector

type
120-ohm cable Twisted-Pair Cable, 120 ohm, SEYVP, 0.4 mm(0.02 in.), 26AWG, 4Pairs,
type Pantone 430U
75-ohm cable Coaxial Cable, SYV-75-2-2(4.0Z)-1/0.34 mm, OD3.9 mm(0.15 in.),

type Double-Layer Copper Braid Shielded
Cable length 30 m(98.42 ft.)
9.4 Service Cables

The service cables include Ethernet cables, 75-ohm 16 x E1 cables, and 120-ohm 16 x E1 cables.
9.4.1 Ethernet Cables

On the ATN 950B, Ethernet cables are used to input and output Ethernet service signals.
Ethernet cables are also referred to as network cables and can be classified into straight-through
cables and crossover cables according to the connection sequence of the copper cores in the
cables.
A network cable with a shield layer is a shielded cable and that without a shield layer is a non-
shielded cable.
The Ethernet service interfaces on the equipment are adaptive to the straight-through cables and
crossover cables. Hence, you can connect either type of the network cables to the Ethernet service
interfaces as required.
Ethernet cables need to be made on site.
Structure
Figure 9-10 shows the appearance of the network cable.

Figure 9-10 Appearance of the network cable
Figure 9-11 shows the appearance of the network cable.
Figure 9-11 Appearance of the network cable
RJ45 connectors are used at both ends of a network cable. Figure 9-12 shows an RJ45 connector
and Figure 9-13 shows the structure of the network cable.
Figure 9-12 RJ45 connector

PIN#8
PIN#1

Figure 9-13 Structure of the network cable

RJ-45 network interface
Label 1 Main label Label 2
connector
W 8
8
1 1
X1 X2
NOTE
For a crossover cable, pins 1 and 2 of the RJ45 connector at one end must be cross-connected to pins 3 and
6 of the RJ45 connector at the other end respectively.
Pin Assignment
Table 9-11 and Table 9-12 list the pin assignment of the network cable connector.
Table 9-11 Pin assignment of the straight-through cable connector
straight-through Cable
Connector X1 Pin Connector X2 Pin Color Relation
X1.1 X2.1 White-orange Twisted pair
X1.2 X2.2 Orange
X1.3 X2.3 White-green Twisted pair
X1.6 X2.6 Green
X1.4 X2.4 Blue Twisted pair
X1.5 X2.5 White-blue
X1.7 X2.7 White-brown Twisted pair
X1.8 X2.8 Brown
Table 9-12 Pin assignment of the crossover cable connector
Crossover Cable for FE Interface Crossover Cable for GE Interface
Connecto Connect Color Relation Connector Connect Color Relation

r X1 Pin or X2 Pin X1 Pin or X2 Pin
X1.1 X2.3 White-orange Twisted X1.1 X2.3 White-orange Twisted

pair pair
X1.2 X2.6 Orange X1.2 X2.6 Orange

Crossover Cable for FE Interface Crossover Cable for GE Interface
Connecto Connect Color Relation Connector Connect Color Relation

r X1 Pin or X2 Pin X1 Pin or X2 Pin
X1.3 X2.1 White-green Twisted X1.3 X2.1 White-green Twisted

pair pair
X1.6 X2.2 Green X1.6 X2.2 Green
X1.4 X2.4 Blue Twisted X1.4 X2.7 Blue Twisted

pair pair
X1.5 X2.5 White-blue X1.5 X2.8 White-blue
X1.7 X2.7 White-brown Twisted X1.7 X2.4 White-brown Twisted

pair pair
X1.8 X2.8 Brown X1.8 X2.5 Brown
Table 9-13 lists the technical specifications of the shielded cable.
Table 9-13 Technical specifications of the shielded cable

Item Specification
Connector Network Interface Connector,8-Bit 8PIN,Shielded,Crystal Model

X1/X2 Connector,24-26AWG,Leads Single Solide Cabl
Cable type Twisted-Pair Cable,100ohm,Category 5e,FTP,0.52mm(0.0205 in.),

24AWG,8Cores,4Pairs,PANTONE 430U
Number of Eight
cores
Table 9-14 lists the technical specifications of the non-shielded cable.
Table 9-14 Technical specifications of the non-shielded cable

Item Specification
Connector Network Interface Connector,8-Bit 8Pin,Non-Shielded,Crystal Plug

X1/X2
Cable type Twisted-Pair Cable,100ohm,,Category 5e UTP,0.51mm(0.0200 in.),

24AWG,8Cores,PANTONE 430U
Number of Eight
cores

9.4.2 75-Ohm 16 x E1 Cables

On the ATN 950B, Anea96 connectors are used to input and output 75-ohm E1 signals.
At one end of the 75-ohm 16 x E1 cable, the Anea96 connector is used to connect the 75-ohm
E1 electrical interface on the board; the other end is connected to the digital distribution frame
(DDF). Make the connector as required on site.
Structure
Figure 9-14 shows the appearance of the 75-ohm 16 x E1 cable and Figure 9-15 shows the
structure of the cable.
Figure 9-14 Appearance of the 75-ohm 16 x E1 cable
Figure 9-15 Structure of the 75-ohm 16 x E1 cable

Main label
1
W
X1 A
View A Pos.96
Cable Connector, Anea, 96PIN,
Female Connector
Pos .1
Pin Assignment
Table 9-15 lists the pin assignment of the 75-ohm 16 x E1 cable connector.

Table 9-15 Pin assignment of the 75-ohm E1 cable connector

Connecto Cable Remarks Connecto Cable Remarks
r Pin r Pin
Core Serial No. Core Serial No.
1 Tip 1 R0 25 Tip 2 T0
2 Ring 26 Ring
3 Tip 3 R1 27 Tip 4 T1
4 Ring 28 Ring
5 Tip 5 R2 29 Tip 6 T2
6 Ring 30 Ring
7 Tip 7 R3 31 Tip 8 T3
8 Ring 32 Ring
9 Tip 9 R4 33 Tip 10 T4
10 Ring 34 Ring
11 Tip 11 R5 35 Tip 12 T5
12 Ring 36 Ring
13 Tip 13 R6 37 Tip 14 T6
14 Ring 38 Ring
15 Tip 15 R7 39 Tip 16 T7
16 Ring 40 Ring
17 Tip 17 R8 41 Tip 18 T8
18 Ring 42 Ring
19 Tip 19 R9 43 Tip 20 T9
20 Ring 44 Ring
21 Tip 21 R10 45 Tip 22 T10
22 Ring 46 Ring
23 Tip 23 R11 47 Tip 24 T11
24 Ring 48 Ring
49 Tip 25 R12 73 Tip 26 T12
50 Ring 74 Ring
51 Tip 27 R13 75 Tip 28 T13
52 Ring 76 Ring


r Pin r Pin
Core Serial No. Core Serial No.
53 Tip 29 R14 77 Tip 30 T14
54 Ring 78 Ring
55 Tip 31 R15 79 Tip 32 T15
56 Ring 80 Ring
Shell External braid shield layer
Table 9-16 Technical specifications of the 75-ohm 16 x E1 cable

Item Specification
Cable Trunk Cable, 75ohm, 16E1, 1.6mm,Anea 96F-

I,SYFVZP75-1.1/0.26*32(S), +45deg
Connector Cable Connector, Anea, 96PIN, Suite Of Female Connector And

Shielding Case, IDC Type, For 28-30 AWG Solid Wire, 1 A
Cable type Coaxial Cable, SYFVZP-MC 75-1-1*32, 75 ohm, 12.40 mm(0.49

in.), 1.1 mm(0.04 in.), 0.26 mm(0.01 in.), Pantone Warm Gray 1U,
Only for OEM
Diameter of the shield 12.4 mm(0.49 in.) - 1.6 mm(0.06 in.) - 0.26 mm(0.01 in.)
layer - diameter of the
internal insulation
layer - diameter of the
internal conductor
Number of cores 32
Available length 5 m, 10 m, 15 m, 20 m, 25 m, 30 m, 35 m, 40 m, 45 m, 50 m
16.40 ft.,32.80 ft.,49.21 ft.,65.62 ft.,82.02 ft.,98.42 ft.,114.83 ft.,
131.23 ft.147.64 ft.,164.04 ft.
9.4.3 120-Ohm 16 x E1 Cables

On the ATN 950B, Anea96 connectors are used to input and output 120-ohm E1 signals.
At one end of the a 120-ohm 16 x E1 cable, the Anea96 connector is used to connect the 120-
ohm E1 electrical interface on the board; the other end is connected to the DDF. Make the
connector as required on site.

Structure
Figure 9-16 shows the appearance of the 120-ohm 16 x E1 cable and Figure 9-17 shows the
structure of the cable.
Figure 9-16 Appearance of the 120-ohm 16 x E1 cable
Figure 9-17 Structure of the 120-ohm 16 x E1 cable

Main label
1
W
X1 A
View A Pos.96
Cable Connector, Anea, 96PIN,
Female Connector
Pos .1
Pin assignment
Table 9-17 lists the pin assignment of the 120-ohm 16 x E1 cable connector.

Table 9-17 Pin assignment of the 120-ohm E1 cable connector

r Pin r Pin
Core Relations Core Relations
hip hip
1 White Twisted R0 25 White Twisted T0

pair pair
2 Blue 26 Orange

pair pair
4 Green 28 Brown
5 White Twisted R2 29 Red Twisted T2

pair pair
6 Grey 30 Blue
7 Red Twisted R3 31 Red Twisted T3

pair pair
8 Orange 32 Green

pair pair
10 Brown 34 Grey
11 Black Twisted R5 35 Black Twisted T5

pair pair
12 Blue 36 Orange

pair pair
14 Green 38 Brown
15 Black Twisted R7 39 Yellow Twisted T7

pair pair
16 Grey 40 Blue

pair pair
18 Blue 42 Orange

pair pair
20 Green 44 Brown
21 White Twisted R10 45 Red Twisted T10

pair pair
22 Grey 46 Blue

pair pair
24 Orange 48 Green

pair pair
50 Brown 74 Grey

pair pair
52 Blue 76 Orange


r Pin r Pin
Core Relations Core Relations
hip hip

pair pair
54 Green 78 Brown
55 Black Twisted R15 79 Yellow Twisted T15

pair pair
56 Grey 80 Blue
Shell External braid shield layer
Table 9-18 Technical specifications of the 120-ohm 16 x E1 cable

Item Specification
Cable Trunk Cable, 120 ohm, 16E1, 0.4 mm(0.02 in.), Anea 96F,
120CC32P0.4P430U(S), +45deg
Connector Cable Connector, Anea, 96PIN, Suite Of Female Connector And

Shielding Case, IDC Type, For 24-26 AWG Solid Wire - 1 A
Cable type Twisted-Pair Cable, 120 ohm, SEYVP, 0.4 mm(0.02 in.), 26AWG,
32Pairs, Pantone 430U
Core diameter of the 0.4 mm(0.02 in.)

inner conductor
Number of cores 32 twisted pairs
Available length 5 m, 10 m, 15 m, 20 m, 25 m, 30 m, 35 m, 40 m, 45 m, 50 m
16.40 ft.,32.80 ft.,49.21 ft.,65.62 ft.,82.02 ft.,98.42 ft.,114.83 ft.,
131.23 ft.147.64 ft.,164.04 ft.
9.5 Fibers
This section describes the types of fibers and fiber connectors.
9.5.1 Fiber Types

Single-mode fibers or multi-mode fibers can be used on the ATN 950B.
Table 9-19 lists the types of fibers used on the ATN 950B.

Table 9-19 Types of Fiber

Usage Connect Connect Fiber Available Length
or 1 or 2
To interconnect LC/PC LC/PC 2 mm single- 0.5 m, 1.5 m, 3 m, 6 m, 10

optical interfaces on mode fiber m, 15 m, 20 m, 30 m
the equipment 1.64 ft.,4.92.,9.84 ft.,19.68
ft.,32.81 ft.,49.21 ft.,65.61
ft.,98.42 ft.
2 mm multi- 3 m, 5 m, 10 m, 20 m, 30 m
mode fiber 9.84 ft..16.40 ft.,32.81 ft.,
65.62 ft.,98.42 ft.
To interconnect the LC/PC FC/PC 2 mm single- 0.8 m, 2.7 m, 5 m, 7 m, 10

local equipment with mode fiber m, 15 m, 20 m, 25 m, 30 m,
the ODF 50 m
To interconnect the 2.62 ft.,8.86 ft.,16.40 ft.,
local equipment with 22.97 ft.,32.81 ft.,49.21 ft.,
other equipment 65.62 ft.,82.02 ft.,98.42 ft.,
164.04 ft.
2 mm multi- 10 m, 20 m, 30 m
mode fiber 32.81 ft.,65.62 ft.,98.42 ft.
LC/PC SC/PC 2 mm single- 3 m, 5 m, 10 m, 15 m, 20 m,

mode fiber 25 m, 30 m, 50 m
9.84 ft..16.40 ft.,32.81 ft.,
49.21 ft.,65.62 ft.,82.02 ft.,
98.42 ft.,164.04 ft.
2 mm multi- 10 m, 20 m
mode fiber 32.81 ft.,65.62 ft.
Select proper fiber connectors and fibers of proper length according to the site survey.
9.5.2 Fiber Connectors

The fiber connectors of the LC/PC, FC/PC, and SC/PC types are applicable to the ATN 950B.
Table 9-20 lists the types and usage of the fiber connectors applicable to the equipment.
Table 9-20 Usage and types of fiber connectors

Type Description Usage
LC/PC Plug-in square fiber connector/ Used at the optical interfaces on all the
protruding polished boards on the equipment
FC/PC Round fiber connector/protruding Used at the client-side ODF or the optical
polished interfaces on other equipment

Type Description Usage
SC/PC Square fiber connector/protruding

polished
LC/PC Fiber Connector

Figure 9-18 shows the appearance of the LC/PC fiber connector.
Figure 9-18 LC/PC fiber connector
Only axial operations instead of rotation is required to insert or remove the LC/PC fiber
connector. To insert or remove an LC/PC fiber connector, do as follows:
l To insert the fiber jumper into the LC/PC connector, align the head of the fiber jumper with
the optical interface and then push the fiber jumper with proper force into the connector.
l To remove the LC/PC fiber jumper, press the clip first, push the fiber connector inward
slightly, and then pull out the connector.
FC/PC Fiber Connector

Figure 9-19 shows the appearance of the FC/PC fiber connector.
Figure 9-19 FC/PC fiber connector
To insert or remove an FC/PC fiber connector, do as follows:

l To insert the fiber jumper into the FC/PC connector, align the head of the fiber jumper with
the optical interface on the optical interface board carefully, to avoid any damage to the
internal ceramic pipe. After inserting the fiber jumper to the bottom of the optical interface,
clockwise rotate the external screw to tighten the fiber jumper into the optical interface.
l To remove the fiber jumper, first anticlockwise rotate the external screw of the optical
interface. When the screw is loosened, remove the fiber jumper with proper force from the
optical interface.
SC/PC Fiber Connector

Figure 9-20 shows the appearance of the SC/PC fiber connector.
Figure 9-20 SC/PC fiber connector
To insert or remove an SC/PC fiber connector, do as follows.

l To insert the fiber jumper into the SC/PC connector, align the head of the fiber jumper with
the optical interface and then push the fiber jumper with proper force into the connector.
l To remove the fiber jumper, press the clip first, push the fiber connector inward slightly,
and then pull out the connector.

Hardware Description 10 Safety Labels
10 Safety Labels
The equipment has various safety labels. This section describes the suggestions and locations
of these safety labels.
Label Description
There are labels on the chassis and boards. See Table 10-1.
Table 10-1 Label description
Figure Type Description
ESD protection label The label suggests the electrostatic-

sensitive equipment.
Chassis grounding label The label indicates the position of the

grounding terminal. When the equipment
is installed in a 19-inch cabinet, it is
recommended that you use the grounding
terminal specified in this label.
Chassis grounding label The label indicates the position of the

general grounding terminal. When the
equipment is installed in a cabinet rather
than a 19-inch cabinet, it is recommended
that you use the grounding terminal
specified in this label.
Fan warning label The label suggests that do not touch the fan
leaves when the fan is rotating.
Operation warning label The label indicates the precaution that

should be taken for operations on the PIU
! board. For details, see Label.

Hardware Description 10 Safety Labels
Figure Type Description

合格证/QUALIFICATION CARD
Qualification label The equipment is qualified.
HUAWEI
华为技术有限公司中国制造
HUAWEI TECHNOLOGIES CO.,LTD. MADE IN CHINA
Product nameplate label The label suggests the product name and
certification.
Label Position
Figure 10-1 shows positions of labels on the chassis.
Figure 10-1 Label position

ATN 950
电源额定值 POWER RATING: -48－-60V;8A
1类激光产品
Class 1 Laser Product
N14036
合格证/QUALIFICATION CARD
この装置は、クラスA情報技術装置です。この装置を家庭環境で
使用すゐと電波妨害を引き起こすことがぁります。この場合には使用
者が適切な対策を講ずゐよぅ要求されゐことがぁります。 VCCI-A
HUAWEI 华为技术有限公司中国制造

华为技术有限公司中国制作
HUAWEI TECHNOLOGIES CO.,LTD. MADE IN CHINA H U A W E I TE C H N O LG I E S C O . , LTD . MADE IN CHINA

Hardware Description 11 Indicators
11 Indicators
This section describes the names of various indicators and their indications.
Index of Indicators
For boards and their indicators, see Boards and Their Indicators.
For board status indicators, see:
l Description of the Board Status Indicator (STAT)
l Description of the Program Running Indicator (PROG)
l Description of the Synchronization Status Indicator (SYNC)
l Description of the CXP Switching Status Indicator (ACTX)
l Description of the CXP Control Status Indicator (ACTC)
l Description of the Power Supply Status Indicator (PWR)
l Description of the Fan Status Indicator (FAN)
For service port status indicators, see:
l Description of the Service Port Transmitting/Receiving Status Indicator (ACT)
l Description of the Port Status Indicator of the EM4T/EM8T (LINK)
l Description of the Port Connection and Data Transmitting/Receiving Status
Indicators of the EM4F/EM8F/EX1 (L/A)
For system alarm indicators, see:
l Description of the Critical Alarm Indicator (CRIT)
l Description of the Major Alarm Indicator (MAJ)
l Description of the Minor Alarm Indicator (MIN)
For combination of indicators in different start statuses on the system control board, see
Description of the Start Status Indicator Combination on the System Control Board.

Boards and Their Indicators

Board Indicator
AND1CXPA/AND1CXPB STAT, PROG, SYNC, ACTX, ACTC
AND1EM4T STAT
AND1EM8T STAT
AND1EX1 L/A
AND1EM4F STAT, L/A0 to L/A3
AND1EM8F STAT, L/A0 to L/A7
AND1ML1/ML1A STAT
AND3ML1A/ML1B STAT
AND2MD1A/MD1B STAT
AND1PIU PWR
AND1FAN CRIT, MAJ, MIN, FAN
Description of the Board Status Indicator (STAT)

Status Indication
On (green) The board is working normally.
On (red) The board hardware is faulty.
On (orange) The interface board is not loaded with the logic.
Off l No power is input.

l The board is not running.
Description of the Program Running Indicator (PROG)

Status Indication
On (green) l The board software is being initialized.

l The board software is normally initialized, and the board
software is running normally.
On (red) l The memory self-check fails.

l The board software or the logic file is lost.
l Loading of the board software fails.

Status Indication
On for 100 ms and off for Loading of the board software is in process.
100 ms alternately (green)
On for 300 ms and off for The BIOS is guiding the upper-layer software.
300 ms alternately (green)
On for 100 ms and off for The BIOS self-check fails.

100 ms alternatively (red)
Off No power is input.
Description of the Synchronization Status Indicator (SYNC)

Status Indication
On (green) l The clock works in free-run mode and the system clock
priority list is not set. By default, the system clock priority
list contains only internal sources.
l The clock works in locked mode and is tracing a clock source
other than the internal sources in the priority list.
l The system clock is working in time synchronization mode,
and the PTP time and system clock are in the tracing state.
On (red) l The system clock priority list is set. All the clock sources,
however, are lost except for the internal clock sources. The
clock works in holdover mode or free-run mode.
l The system clock is working in time synchronization mode,
but no synchronization source is available. The system clock
and PTP time are working in holdover or free-run mode.
Description of the CXP Switching Status Indicator (ACTX)

Status Indication
On (green) The board is in the working switching state .
Off The board is in the protection switching state.
Description of the CXP Control Status Indicator (ACTC)

Status Indication
On (green) The board is in the working control state.
On for 100 ms and off for 100 ms alternately The data of the equipment is backed up in
(green) batch.

Status Indication
Off The board is in the protection control state .
Description of the Power Supply Status Indicator (PWR)

Status Indication
On (green) Power is accessed.
Off l No power is accessed.

l The power supply poles are inversely connected.
Description of the Fan Status Indicator (FAN)

Status Indication
On (green) The fans are working normally.
On (red) The fans are working abnormally.
Off The fans are not powered.
Description of the Service Port Transmitting/Receiving Status Indicator (ACT)

Status Indication
Blinking (orange) The data interface is transmitting or receiving data.
Off The data interface is not transmitting or receiving data.
Description of the Port Status Indicator of the EM4T/EM8T (LINK)

Status Indication
On (green) The physical port connection is normal.
Off physical port connection fails.

Description of the Port Connection and Data Transmitting/Receiving Status

Indicators of the EM4F/EM8F/EX1 (L/A)
Status Indication
On (green) The connection at the physical port is normal.
Blinking (orange) The connection at the physical port is normal,

and data is received or transmitted at the port.
Off The physical connection fails.
Description of the Critical Alarm Indicator (CRIT)

Status Indication
On (red) Critical alarms are generated in the equipment.
Off No critical alarms are generated in the equipment.
Description of the Major Alarm Indicator (MAJ)

Status Indication
On (orange) Major alarms are generated in the equipment.
Off No major alarms are generated in the equipment.
Description of the Minor Alarm Indicator (MIN)

Status Indication
On (yellow) Minor alarms are generated in the equipment.
Off No minor alarms are generated in the equipment.
Description of the Start Status Indicator Combination on the System Control Board
From power on to normal running, the system control board goes through various status. Table
11-1 shows the indicator combination corresponding to these statuses.

Table 11-1 Start status indicator combination

SN Status Indicator
STAT PROG ACTC

ACTX
1 The system control board Off Off Off

is not powered on.
2 The BIOS is being started. Off Green Off
3 The BIOS is started, and Off Blinking (green) Off

guides and loads the board
software.
4 The upper-layer software Green Green Off

is being initialized.
5 The upper-layer software Green Green Off

initialization is complete,
but the system control
board is not running.
6 The system control board Green Green Off/Green/

is running. Blinking (green)
a
NOTE
a: When the system control board is running, the ACTC and ACTX indicators may be off, in green or
blinking (green). When services are normal, the indicator is green. For other statuses of the indicator, see
Description of the CXP Switching Status Indicator (ACTX) and Description of the CXP Control
Status Indicator (ACTC).

Hardware Description 12 Power Consumption and Weight
12 Power Consumption and Weight
This chapter lists the power consumption and weight of each board used for the ATN 950B.
Table 12-2 lists the power consumption and weight of boards.
Table 12-1 Power consumption and weight
Board Weight (Kg)(lb) Power Consumption (W)
AND1EF8T 0.53(1.17) 9.0
AND1EF8F 0.55(1.21) 12.9
AND1EG2 0.52(1.15) 6.1
AND1EG4F 0.50(1.10) 13.2
0.12(0.26) 0.5
Table 12-2 Power consumption and weight
Board Weight (Kg) Power Consumption (W)
AND1CXPA 0.68 27.3
AND1CXPB 0.68 27.3
AND1EM4T 0.44 10.4
AND1EM8T 0.46 21.1
AND1EX1 0.42 13.1
AND1EM4F 0.44 12.0
AND1EM8F 0.46 18.9
AND1ML1/AND1ML1A 0.56 13.1

Hardware Description 12 Power Consumption and Weight
Board Weight (Kg) Power Consumption (W)
AND3ML1A/AND3ML1B 0.44 9.5
AND2MD1A/AND2MD1B 0.49 12.1
TND1PIU 0.12 0.5
AND1FAN 0.30 l Low rate:4.1

l Medium rate:13.6
l High rate:30

Hardware Description 13 Interface Specifications
13 Interface Specifications
About This Chapter
This chapter presents the list of Interface Specifications.
13.1 Technical Specifications of the GE and FE Optical Interfaces

The ATN 950B supports GE and FE optical interfaces. This section describes the technical
specifications of the GE and FE optical interfaces.
13.2 Technical Specifications of FE and GE Electrical Interfaces
The ATN 950B supports GE electrical module and 100 Mbit/s FE service interfaces.
13.3 Technical Specifications of the 10 GE Interfaces
The ATN 950B supports 10GE optical interfaces. This section describes the technical
specifications of the 10GE optical interfaces.
13.4 Technical Specifications of E1 Electrical Interfaces
This section describes technical specifications of E1 electrical interfaces.

13.1 Technical Specifications of the GE and FE Optical

Interfaces
The ATN 950B supports GE and FE optical interfaces. This section describes the technical
specifications of the GE and FE optical interfaces.
Table 13-1 lists the technical specifications of GE optical interfaces, and Table 13-2 lists the
technical specifications of the FE optical interfaces.
Item Specification

interface
(0.5 km) (10 km) (40 km) (80 km) U D U D
(10 km) (10 km) (40 km) (40 km)
(nm) to 1500 to 1360 to 1500 to 1360

launched
optical
power
(dBm)
Receiver -17 -19 -23 -23 –19.5 –19.5 –23 –23

sensitivit
y (dBm)
Minimum 0 -3 -3 -3 –3 –3 –3 –3
overload
(dBm)
Minimum 9 9 9 9 6 6 6 6
extinction
ratio (dB)
Optical 34060286 34060473 S4016954 34060360 34060470 34060475 34060539 34060540

module
code
NOTE


Item Specification

type
(15 km) (40 km) (80 km)

range (nm)

optical power (dBm)

(dBm)

(dBm)

ratio (dB)

NOTE
13.2 Technical Specifications of FE and GE Electrical

Interfaces
The ATN 950B supports GE electrical module and 100 Mbit/s FE service interfaces.
Table 13-3 lists technical specifications of GE electrical module; Table 13-4 lists technical
specifications of FE electrical interfaces.
Table 13-3 Specifications of the GE electrical module

Interface rate 1000 Mbit/s.
RJ-45 electrical interface Complies with IEEE 802.3.

specification

Table 13-4 Technical specifications of FE electrical interfaces
Interface rate 100 Mbit/s
Others Complies with IEEE 802.3.
13.3 Technical Specifications of the 10 GE Interfaces

The ATN 950B supports 10GE optical interfaces. This section describes the technical
specifications of the 10GE optical interfaces.
Table 13-5 lists the technical specifications of 10GE optical interfaces.
Table 13-5 Technical specifications of the 10GE optical interface
Item Specification
Optical interface type Two-fiber bidirectional interface
10GE 10GE 10GE

(10 km) (40 km) (80 km)
Working wavelength 1310 1550 1550

range (nm)
Mean launched -6 to -1 -1 to 2 0 to 4
optical power (dBm)
Receiver sensitivity –14.4 –15 –24

(dBm)
Minimum overload 0.5 –1 –7

(dBm)
Minimum extinction 6 8.2 9

ratio (dB)
Optical module code S4015772 S4015776 S4015794

NOTE
13.4 Technical Specifications of E1 Electrical Interfaces

This section describes technical specifications of E1 electrical interfaces.
Table 13-6 lists the technical specifications of the E1 interfaces.

Table 13-6 Technical specifications of E1 interfaces

Item Specification
Interface impedance 75 ohms (AND1ML1/AND2MD1A/

AND3ML1A)
120 ohms (AND1ML1A/AND2MD1B/
AND3ML1B)
Interface code HDB3
Pulse waveform at the output interface Complies with ITU-T G.703
Attenuation tolerance of the input interface at 0 to 6

the point with a frequency of 1024 kHz (dB)
Anti-interference capability of the input Complies with ITU-T G.703

interface


Hardware Description: ATN 950B Multi-Service Access Equipment V200R001C02

Загружено:

Сведения о документе

Оригинальное название

Авторское право

Доступные форматы

Поделиться этим документом

Поделиться или встроить документ

Параметры публикации

Этот документ был вам полезен?

Это неприемлемый материал?

Авторское право:

Доступные форматы

Hardware Description: ATN 950B Multi-Service Access Equipment V200R001C02

Загружено:

Авторское право:

Доступные форматы

ATN 950B Multi-service Access Equipment

HUAWEI TECHNOLOGIES CO., LTD.

Trademarks and Permissions

Huawei Technologies Co., Ltd.

Issue 03 (2012-07-23) Huawei Proprietary and Confidential i

About This Document

Product Name Version

ATN 950B V200R001C02

This document is intended for:

l Network planning engineers

Indicates a hazard with a high level of risk, which if not

Indicates a hazard with a medium or low level of risk, which

Indicates a potentially hazardous situation, which if not

Issue 03 (2012-07-23) Huawei Proprietary and Confidential ii

NOTE Provides additional information to emphasize or supplement

Boldface The keywords of a command line are in boldface.

Italic Command arguments are in italics.

[] Items (keywords or arguments) in brackets [ ] are optional.

{ x | y | ... } Optional items are grouped in braces and separated by

[ x | y | ... ] Optional items are grouped in brackets and separated by

{ x | y | ... }* Optional items are grouped in braces and separated by

[ x | y | ... ]* Optional items are grouped in brackets and separated by

Boldface Buttons, menus, parameters, tabs, window, and dialog titles

> Multi-level menus are in boldface and separated by the ">"

Issue 03 (2012-07-23) Huawei Proprietary and Confidential iii

Changes in Issue 03 (2012-07-23)

Changes in Issue 02 (2012-06-30)

Changes in Issue 01 (2012-04-30)

Issue 03 (2012-07-23) Huawei Proprietary and Confidential iv

About This Document.....................................................................................................................ii

2 Power Supply System...................................................................................................................9

3 Heat Dissipation System............................................................................................................21

4 AND1CXPA/AND1CXPB - System Control, Cross-connect, and Multi-protocol Process

Issue 03 (2012-07-23) Huawei Proprietary and Confidential v

4.4 Front Panel........................................................................................................................................................29

5 Physical Interface Card...............................................................................................................35

Issue 03 (2012-07-23) Huawei Proprietary and Confidential vi

5.7.2 Functions and Features............................................................................................................................68

7 Pluggable Optical Modules.......................................................................................................84

8 Pluggable Electrical Module.....................................................................................................88

Issue 03 (2012-07-23) Huawei Proprietary and Confidential vii

13.3 Technical Specifications of the 10 GE Interfaces.........................................................................................125

Issue 03 (2012-07-23) Huawei Proprietary and Confidential viii

About This Chapter

Issue 03 (2012-07-23) Huawei Proprietary and Confidential 1

1.1 Appearance of the Device

Figure 1-1 shows the appearance of the ATN 950B.

Figure 1-1 Appearance of the ATN 950B

The ATN 950B can be installed in the following:

l ETSI cabinet (300 mm[11.81 in.] deep)

1.2 Slot Allocation

Figure 1-2 shows the slot allocation of the ATN 950B.

Figure 1-2 Slot allocation of the ATN 950B

SLOT SLOT 7 SLOT 8

Issue 03 (2012-07-23) Huawei Proprietary and Confidential 2

1.3 Boards and Valid Slots

AND1CXPA System control, switching Slot 7, slot 8

AND1CXPB System control, switching Slot 7, slot 8

AND1EM4T 4 Channels GE/FE Electric slot 1-4

AND1EM8T 8 Channels GE/FE Electric slot 1-2

AND1EM4F 4 Channels GE/FE Optical slot 1-4

AND1EM8F 8 Channels GE/FE Optical slot 1-2

AND1EX1 1 Channel 10GE Optical slot 5-6 (working with the