36 Lattice Gal18v10

O
0 Y.C W
W .1 0
O M.T
WW .100Y . C W
W O M.T
.TW WW .100Y.C M.TW
M WW 00Y.CO .TW
0 0
W.1 Y.COM W
Y .CO .TW W .1 M GAL18V10
W W WW 00Y.CO .TW
W .100 M.T
2
.1 High
OM Performance E CMOS PLD
W C O W W .C W
.TW WW .100Y. M .TW W .100
Y
M.T Generic Array Logic™
M W O W C O
.CO .TW WW .100Y.C M.TW WW .100Y. .TW
. 1 00Y Features M W O Functional W Block O M Diagram
W
0 Y.C
O
.T W W2W ®.100Y.C M.TW WW .100Y.C M.TW
0
.
WW 00Y.—
1 • HIGH MPERFORMANCE E CMOS
CO7.5 ns T W WW Delay
TECHNOLOGY
Y .CO .TW W WW 00Y.CO .TW
Maximum W
Propagation 0
W.1 Y—.CFmax
.
OM = 111 MHz
0
W.1 Y.COM W W W.1 Y.COM W RESET
W I/CLK
W W
. 100 — 5.5 ns M .TW from Clock
Maximum W Input
W . 10to0Data Output O M .T W
W .100 O M.T
W O Y.C WW .100Y .C 8
W
WW .100—
— .TTL
C Compatible
Y UltraMOS .T® W
Advanced CMOS WWTechnology
16 mA Outputs
. 100 M .TW M.T
OLMC I/O/Q
M W O W O
W O
WW .100Y.C M.TW
W Y.C .TW
WW .1•0LOW 0Y.CPOWER M
W
.TCMOS W I
W . 100 8
O M
W — 75 OTypical Icc WW 00Y.CO .TW W Y.C I/O/Q
OLMC
W Y .mA
C W W W 0 0 .T W
W 00 .T ON ALL PINS W.1 OM .1 M
W W•.1ACTIVE . C OM
PULL-UPS
W W Y .C W W WW 00Y.CO .TW 8
Y W 0 .T
W 0 TECHNOLOGY
.12 0CELL .T 0
W.1 Y.COM W W.1 Y.COM W
OLMC I/O/Q
W W•E
. C OM Logic W
I
W W 0 .T
— Reconfigurable
00Y W W .100 .T 0
W M.T Cells OM W.1 Y.COM W
PROGRAMMABLE
W —.1 Reprogrammable O W C W
8
.C W . .TW
WW — 100% 00Y W 100 .T
OLMC I/O/Q
0 0YTested/100% .TW Yields W 1 . M
AND-ARRAY
. 1 M W . O M W O
—WHigh Speed
WW— 20.1Year .COElectrical W
Erasure (<100ms)
WW .100Y.C M.TW I WW .100Y.C M.TW
00YData Retention
(96X36)
. T 10
OM WW 00Y.CO .TW WW 00Y.CO .TW I/O/Q

OLMC
W WOUTPUT Y .C W W
• TEN LOGIC MACROCELLS W
W
— Uses
00
W.1Standard M.T Macrocell Architecture
O22V10 W.1 Y.COM W W W.1 Y.COM W
.C W 10
W
W— Maximum . 1 00Y Flexibility for
M .TW Complex Logic W Designs
W . 100 O M .T I W
W .100
OLMC
O M.T I/O/Q
WW AND O WW .100Y .C
•W PRELOAD .C
00YPOWER-ON .TW RESET OF REGISTERS WW .100Y.C M.TW M.T
W
. 1 M W O 8
W O
.CO .TW WW .100Y.C M.TI/O/Q
— 100% W Functional Testability
WW .100Y.C M.TW W
OLMC
WW .100Y
• APPLICATIONS INCLUDE: M W O
W O
O WW .100Y.C M.TW
I
W
— DMAW WControl 0 0 Y.C .T W WW .100Y.C M.TW 8
W.1 Control OM W CO WW 00Y.CO I/O/Q

OLMC
— State Machine
— High W
W Speed.1Graphics 00 Y .C
.T
Processing W W W
1 0 0 Y .
M .T W W .1 M .TW
M W . O I W O
— StandardW
W Logic0Speed Y.C
OUpgrade
WW .100Y.C M WW .100Y.C M .TW
8
W 0 .T W .TW OLMC
O
I/O/Q
• ELECTRONICW .1
SIGNATURE FORM IDENTIFICATION W O W C
WW .100Y.C M.TW
O
WW .100Y.C M.TW WW .100Y. M .TW
W O 8
W O
W
WW .100Y.C M.TW
O
WW .100Y.C I M.TW WW .100Y.C I/O/QM.TW
OLMC
Description
W W .C O
W WW 00Y.CO .TW PRESET
W WW 00Y.CO .TW
Y W
The GAL18V10, W at 7.5 ns 00
maximum
W.1 CMOS
.T
propagation delay time, com- .1
OM with Electrically Eras- W .C OM W W.1 Y.COM W
. C W W
W Y W .100 M.T
bines a high performance process
W
able (E2) floating gate technology . 1 00Y to provide M .TaW very flexible
W
20-pin W .100 O M .T W C O
W O W Pin0Configuration Y.C W Y . W
PLD. CMOS circuitry WWallows.1the Y.C
00GAL18V10 to.T W
consume much W less
.1 0 M .TW W .100 M.T
M W O W C O
power when compared toW O
its bipolar counterparts.
Y.Ctimes, providing
2
The E technol- W .C .TW WW DIP Y. .TW
ogy offers high speed WW (<100ms) .1 00erase M .TW the ability W . 1 00Y M W .100 O M
W device O
Y.Cquickly .and Wefficiently. WW .100YPLCC
W .CO .TW WW 1 .10020Y.CVcc M.TW
to reprogram or reconfigure
WW the 0 0 T M
I/CLK
WW
.1
.CO .the
M W .CO .TW WW 00YI/O/Q .CO .TW
By building on the popular
W
22V10 architecture,
0 0 Y T WGAL18V10 WW I.100I YI/CLK WI
. 1 M
.1 associated W 2 Y.C20OM W W .CO .TW
Vcc I/O/Q
eliminates the learning curve usually
W O Mwith using a new W I WW Y
device architecture. The W
Wgeneric architecture .C
Y provides Wmaximum W I 4 .100 .T GAL .10 0 I/O/Q
design flexibility by allowing the W .100 LogicOMacrocell

Output M.T (OLMC) W W .C OM18 I/O/Q W W Y
M
.CO .TW
W Y .C W W 0 Y T W
. I/O/Q
I
W 18V10 0
I/O/Q
0
to be configured by the user. W The GAL18V10 .100 andOLMC .isTfully com- I
.10 OM 5 WW
.1 I/O/Q OM
Wbipolar OM 22V10 de- WGAL18V10 .C .C
C W 00Y
I
patible with the OLMC in standard
W W 0 Y . CMOS
.T W W
I 6
0 0 Y 16
.T
I/O/Q W W . 1 M.T
vices. .1 0 M W .1 O M W C O
W O .C I/O/Q.TW I
WW .100Y
15 I/O/Q
.
WW .10cells C
0Y.allow .TWAC,
I
WW Top.1View 00Y .T
Unique test circuitry and reprogrammable
W Ocomplete
M W .C O M I
W WI/O/Q Y.COM
WW .Ca result,.T W9 W 11.100Y 13 M.TW I W .100
I 8 14 I/O/Q
DC, and functional testing during manufacture. YAs W
Lattice
Semiconductor delivers 100% field programmability W .100 and
O Mfunction- I/O/Q W
W .C O W W I/O/Q
Y.COM
WW 100 .erase/write .C
Y cycles.Tand W W 00 Y
GND I/O/Q I/O/Q I/O/Q W
.T I/O/Q W I/O/Q.10 0
ality of all GAL products. In addition,
areW
100
specified. .COM W.1 Y.COM W WW
data retention in excess of 20 yearsW
Y W W W 0 0 .T W
W 0 .T
W.1 Y.COM W
10
0 GND 11 I/O/Q
W W.1 Y.COM W W
W or product.names100 are trademarks Mor.T
W 00 The specifications
.1holders. .T
Copyright © 2003 Lattice Semiconductor Corp. All brand
W C O W W
registered trademarks of their respective
. C OM and information herein are subject
WW .10Moore 0Y. Ct., Hillsboro, Y
to change without notice.
W W .100
LATTICE SEMICONDUCTOR CORP., 5555 Northeast W O M.T Oregon 97124, U.S.A. W W November 2003
Tel. (503) 268-8000; 1-800-LATTICE; FAXW W 268-8556;
(503) 0 Y .C T W
http://www.latticesemi.com
. W
0
18v10_04 W W.1 Y.COM1 W
W 00 .T
W W.1 Y.COM
W .100
O
0 Y.C W
W .1 0
O M.T
WW .100Y .C W
W O M.T
.TW WW .100Y.C M.TW
.CO .TW
M WW 00Y.CO .TW
Specifications GAL18V10
0 0 Y W .1 M
W W.1 Y.COM W WW 00Y.CO .TW
W
GAL18V10 Ordering W 100
W.Information OM
.T W.1 Y.COM W
W . C W W
M .TW GradeW W . 100
Y
O M .T W
W .100 O M.T
Commercial
.CO .TW
Specifications
WW .100Y. C
00Y WW .100Y.C M.TW M .TW
W . 1 O M W CO W W .C O
Y.CTpd (ns.T TcoW (ns) Ic0c0Y (m. A) TW OrderingW 00Y W
. 1 0 0 M
) W Tsu (ns) W
W . 1 O M . #
W . 1 O M.PTackage
WW 00Y.CO7.5 .TW 6 .C WW .1020-Y .C PW
W5.W5
. 1 01015Y GALM 18.VT 1W
0B-7LP Pin Plastic D.IT
M
. 1 O M W 115 O W O
ea.dCPLCC
W
WW .100Y.C10 M.TW7 WW .100Y.CGAL1M 8V10B-7
.TW
LJ WW .1200-0LY M .TW
W 115 GAO W O
WW .100Y.C M.TW
W O 7 L18V10B-10LP 20-Pin Plastic DIP
WW .100Y.C M.TW WW 1.11500Y.GCAL18VM . T W
WW 00Y.CO .TW
20-Lead PLCC
W C O W W .C O 10B-10LJ
W Y . W 10 W 2 00 Y 0 .T W W / .1
W
W .100 15 OM.T8 W W.1 Y.COM W
P
W W Y .C
D M
O
W
I P 115 G
WW .100Y .C W W 115 .100GAL18V10M B-1.5TLJ 0

W 20-L.e1a0d PLCC M.T
O M1.T W O W ic.DCIPO
W
WW .100Y.C M.TW
2 0 2 1 2
W W 1 1 5 G
0 0AY
L .
1 C
8 V 1 0B -2 0 L
.TP W WW20-Pin.1P0la0stY M .TW
. 1
115W GAL18V10O M W O
W O
WW .100Y.C M.TW WW .100Y.C M.TW
B-20LJ 20-Lead PLCC
WW .100Y.C M.TW W O
W O
W
WW .100Y.C M.TW
O
W O W O
W Number
Part
WW .100Y.C M.TW
O Description
W W .C O
W WW 00Y.C O
W W WW 00Y.CO .TW
W 00 Y .T W _ .T .1 M
W.1 Y.COM W W W.1 Y.CXX
XXXXXXXX OMX X X
W WW 00Y.CO .TW
W W 00 .T W
W
W .100 O M.T W.1 Y.COM W W W.1 Y.COM W
.C W W 00 .T
WW .100Y M.T
W W .100 M.T W.1 Y.COM W
W O W . C O W
WW Y.C W WW .100Y M.T
W W .100 M.T
W .100 Device
GAL18V10B
O M.TName W O W W .C O
WW .100Y.C M.TW WW .100Y.C M.TW W .100
Y
M.T
W
W O W CO
W O
WW .100Y.C M.TW WW Blank Y. .TW
WW .100Y.C Speed (ns)
M .TW Grade
W .100 = Commercial
O M
W O
W
WW .100Y.C M.TW
O
W W .C O
W W W Y .CO W W WW 00Y.CO .TW
WL = Low.1Power
00 Y Power.T W 0 0 .T Package P.1= Plastic O DIP M
W .C OM W W.1 Y.COM W W W
J = Y
PLCC
0 .C W
W .TW W .10 M.T
W . 1 00Y M
W
W . 100 O M .T W C O
W O WW .100Y .
WW .100Y.C M.TW WW .100Y.C M.TW M .TW
W O W O
W
WW .100Y.C M.TW
O
W W .C O
W WW 00Y.CO .TW W WW 00Y.CO .TW
W 00 Y .T W .1 M
W.1 Y.COM W W W.1 Y.COM W WW 00Y.CO .TW
W W 00 .T W .1
W 00 .T W.1 Y.COM W M
W W.1 Y.COM W W W WW 00Y.CO .TW
W
W .100 O M.T
W
W .100 OM
.T
W W.1 Y.COM W
C W .C W
WW .100Y. M.T
W W .100
Y
M.T
W
W .100 OM
.T
W O W C O W .C W
WW .100Y.C M.TW WW .100Y. M .TW W .100
Y
M.T
O W O W .C O
W
WW .100Y.C M.TW WW .100Y.C M.TW WW .100Y M .TW
W O W O
W
WW .100Y.C M.TW
O
WW .100Y.C M.TW WW .100Y.C M.T
W W .C O
W WW 00Y.CO .TW W WW 00Y.CO .T
W 00 Y .T W .1 M
W.1 Y.COM W W W.1 Y.COM W WW 00Y.CO
W W 00 .T W
W
W .100 O M.T W.1 Y.COM W W W.1 Y.COM
.C W
WW .100Y M .TW W
W . 100 O M .T W
W .100
W O WW
W O W O
W O W O
WW .100Y.C M.TW WW .100Y.C
W O W
WW .100Y.C M.TW WW
W O
WW .100Y.C M2 .TW
W O
WW .100Y.C
O
0 Y.C W
W .1 0
O M.T
WW .100Y .C W
W O M.T
.TW WW .100Y.C M.TW
.CO .TW
M WW 00Y.CO .TW
0 0 Y W .1 M
00 W
Output Logic W Macrocell W.1 (OLMC) OM
.T W.1 Y.COM W
W . C W W
M .TW W
W . 100
Y
O M .T W
W .100 O M.T
.CTheO GAL18V10 has a variable number of Y .C terms
product per OLMC. The WW GAL18V100Y has C
. a product W for Asynchronous Reset (AR)
00Y Of theMten .TW WW 1 00 have access M .TtoWten prod- and .10term for Synchronous M .Tterm
W . 1 available OLMCs,
Oterms (pins 14 and 15), and
two OLMCs.
W other eight O a
W
product
W O
.Cto all registered Preset (SP). These two prod-
.C W Y .C W W 0 Y T W
. 1
uct
00Y productMterms .TWeach. In addition
W the
W .
OLMCs
00 termsMavailable
1product O
.Thave eight uct terms are
W
common
0
.1registered O M. to zero OLMCs. The Asynchronous
WW 00Ylogic, .COeach .OLMC

to the
Y.C dedicated
for Reset
WW
sets all
0Y TheM.C outputs
TW
any time this dedicated
T WW product-term
W has an additional 1 0 0 .T Wto out- product term is. 1 0
asserted. .
Synchronous Preset sets all registers
W.1 put C OM control.
enable W W. .C OM to a logic W W
one on the0rising Y .COedge of W
the next clock pulse after this
W Y . W W 00 Y .T W W 10 .T
W
W .100 O M.T W W.1 Y.COM W product term W Wis .asserted.
Y . C OM
W
.C W 0
WW .10The M .TWof each
0Youtput polarity OLMC
W . 100or registered
Wcan be individually .T
programmed
O M W .10SP O M.T will force the Q output of the
W to be
.CO .T
true or inverting, in either combinatorial .C mode. NOTE: The
WW
AR and productC
0Y.regardless
terms
WW .1This 00Yallows each output WW configured
W to be individually 1 00Yas eitherMactive .TW flip-flop into the same . 10state M .TofWthe polarity of the output.
W high or active M
O low. W . O W
W operation, O
.C sets.the
WW .100Y.C M.TW WW .100Y.C M.TW Therefore, Wa reset
. 1 00Y which
atM
TW register output to a zero,
W O may result in either W a high or low
C O the output pin, depending on
W O
WW .100Y.C M.TWthe pin polarity WW Y. .TW
WW .100Y.C M.TW chosen.
W .100 O M
W O
W
WW .100Y.C M.TW
O
W O W O
W
WW .100Y.C M.TW
O
W O W O
W
WW .100Y.C M.TW
O
W W .C O
W WW 00Y.CAOR .TW W WW 00Y.CO .TW
W 00 Y .T W .1 M
W W 00 .T W
W
W .100 O M.T W.1 D Y.COM W W W.1 Y.COM W
.C W W 00 .T
WW .100Y M.T
W W .100 M.T 4 T O 1 W.1 Y.COM W
W O W .C O W
WW .100Y.C M.TW WW .100Y
Q W
W O M.T M U X
W
W .100 O M.T
W O W .C
CLK Q
M .TW W .100
Y
M.T
W
W O W C O
W
WW .100Y.C M.TW
O
WW .1S0P0Y.C M.TW WW .100Y. M .TW
W O W O
W
WW .100Y.C M.TW
O
W W .C O
W 2 W T OW 1 Y.CO .TW W WW 00Y.CO .TW
W 00 Y .T W 0 0 .1 M
M U X W.1 OM
W W.1 Y.COM W W Y .C W W WW 00Y.CO .TW
W
W .100 O M.T
W
W .100 OM
.T
W W.1 Y.COM W
C W . C TW
WW .100Y. .TW
MGAL18V10
W 00Y
.1MACROCELL M.(OLMC)
W 00
W.1 Y.COM W
.T
W O OUTPUT LOGIC W .C O W
WW .100Y.C M.TW WW .100Y M .TW W .100 M.T
W O W O W W .C O
Y
M.T
W
W O W C O
Output Logic W W
Macrocell CO
.Configurations .TW WW .100Y.C M.TW WW .100Y. .TW
W .1 00Y M W O W O M
Each of the Macrocells of WGAL18V10
Wthe O
Y.Chas two .primary W functionalWW 0Y.C M
NOTE: In registered mode,.TWthe feedbackWis from the
W Y.C of .TW
00output
/Q
W 0 0 T . 1 0 .1 OM
W W.1 Y.I/O.
modes: registered, and combinatorial
C OTheM modes and the the
W W Wregister, and.C
0 Y
Ofrom the pin; therefore, aW
not
W W
Wdefined Y
pin
0 0
as.Creg-
.TW
output polarity are set W
by two bits (SO 00and S1), M W
.T are normally isteredWis.1an
which 0 output only, M T
.and cannot be used for dynamic . 1 M
. 1 W O
controlled by the logic compiler. WEach ofYthese .COtwo primary W modes, Was can the
I/O,
0Y .CO .TW
combinatorial pins. WW .100Y.C M.TW
WWto enable 0 0 .T W . 1 0 M
and the bit settings required .1
WW 00Y.CO .TW
them, are M
described below W O WW 00Y.CO .TW
and on the the following W page. WW .100Y.C
COMBINATORIAL I/O . T W W .1 M
W.1 Y.COM W W W mode
In combinatorial .C OM
the WW OLMC
pin associated with an individual Y .CO .T
W W by the Y
0 of theMsum
0output W W
.T term gate. Logic polarity 0
.1of0 the OM
REGISTERED W .100 with OM
.T is driven
Wat.1the pinYmay Obe selected by specifying that W
In registered mode the output W
W
pinW associated.C
0 Y an individual
.T W output
W W
signal
0 0 . C
. T W W W the output
. 1 0 0Y.C M.T
OLMC is driven by the Q output of that.1OLMC’s D-type0 . 1 M W Out- Y.CO
W .Cbe OM flip-flop. buffer drive W either true (active
W control0is0Y
high) or inverted (active low).
.CO as.TanWindividual product-term WW .1for
Logic polarity of the output signal WWat the.pin 0 Y
may selectedT W by put tri-stateW available 00
specifying that the output buffer driveW 10 true (active
either O
.
Mhigh) or each output, W
and .1may be individually
C O M set by the compilerW asWeither .COM
.C W Y . W W 0 Y
WWcontrol
inverted (active low). Output tri-state
.
Y
10is0available as
Man .TW in- “on” (dedicatedW .100 “off” (dedicated
output), M.T input), or “product-term W.1
0
W O W W .C O W
dividual product term for each OLMC,W
W and can.1therefore Y.C be defined
0is0fed W driven” (dynamic
W I/O). Y
Feedback
.100buffer. O
into TW
the AND
M.polarities
array is W
from the pin
by a logic equation. The D flip-flop’s /Q output
W back O M.T
into the side of the outputW enable
C Both (true and inverted)
W .Cfeedback .TWof the pin are
W back into Y. .TW
AND array, with both the true andW complement
. 1 0Ythe
0of M
Wfed
W . 100 the AND O M array.
W O
WW .100Y.C
available as inputs to the AND array.
WW .100Y.C M.TW
W O W
WW .100Y.C M.TW WW
W O
WW .100Y.C M3 .TW
W O
WW .100Y.C
O
0 Y.C W
W .1 0
OM.T
WW .100Y .C W
W O M.T
.TW WW .100Y.C M.TW
M
.CO .TW WW 00Y.CO .TW
0 0 Y W .1 M
W 00 .T W
Registered Mode W.1 Y.COM W W W.1 Y.COM W
W
M .TW W
W . 100 O M .T W
W .100 O M.T
.CO .TW WW .100Y. C
00Y WW .100Y.C M.TW M .TW
. 1 M W O W O
W
0 Y.C
O
.T W WW .100Y.C M.TW WW .100Y.C M.TW
. 10 M W O W O
WW 00Y.CO .TW WW .100Y.C M.TW WW .100Y.C M.TW
W.1 OM W O W O
WW .100Y.C M.TW WW .100Y.C M.TW WW .100Y.C M.TW
W W .C O
W WW 00Y.CO .TW
AR
W WW 00Y.CO A .RTW
W 00 Y .T W .1 M
W WD 00 .T W
W
W .100 O M.T WQ.1 Y.COM W W W.1 Y.CDOM Q W
.C W
WW .100Y M .TW W
W . 100 O M .T W
W .100 OM
.T
W O W .C W Y .C TW
WW .100Y.C M.TWC L K W Q .100Y M .TW W C L.K100
W O MQ.
W O
W
WW .100Y.C M.TW
O
S P WW O W O
W
WW .100Y.C M.TW
O
W 00 Y.C .T W WW .100Y.SCP M.TW
W. 1 OM W O
W
WW .100Y.C M.TW
O
W W .C O
Y W
W 00
W.1 Y.COM W
.T
ACTIVE LOW W.1 Y.COM W W.1 HIGH
WACTIVE Y
M
.CO .TW
W W W 00 .T W 0 0
W
S0 =W 0 .1
00
O M.T W.1 Y.COM S0 =W1 W W.1 Y.COM W
.C W W 00 .T
WSW = 0 100Y
. M.T
W W .100 MS.T1 = 0 W.1 Y.COM W
1
W O W .C O W
WW .100Y.C M.TW WW .100Y M.T
W W .100 M.T
W O W O W W .CO
Y
M.T
W
W O W C O
W
WW .100Y.C M.TW
O
W O W O
W
WW .100Mode
Combinatorial Y.C
O
W W .C OM
W 00 Y .T W .1 M
W W
W
W .100 O M.T
W
W .100 OM
.T
W W.1 Y.COM W
C W .C W
WW .100Y. M.T
W W .100
Y
M.T
W 00
W.1 Y.COM W
.T
W O W .C O W
WW .100Y.C M.TW WW .100Y M .TW W .100 M.T
W O W O W W .C O
Y
M.T
W
W O W C O
W
WW .100Y.C M.TW
O
W O W O
W
WW .100Y.C M.TW
O
W O W O
W
WW .100Y.C M.TW
O
W O W O
W
WW .100Y.C M.TW
O
W W .C O
W 00 Y .T W .1 M
W.1 Y.COM W W W.1 Y.COM W WW 00Y.CO .T
W W 00 .T W
W
.C W W 00 .T
WW .100Y M.T
W W .100 M.T HIGH W.1 Y.COM
W O W .C O W
ACTIVEW LOW
Y.C W WW .100Y ACTIVE
M.T
W W .100
W
W .100 O M.T W W .C O W W Y.COM
WW .100Y .C W Y W W 0 0
.100
S0 W
M.T
S0 = 0 =1
S1 = 1 W O M.T S1 = 1 W .C O W W.1
W
WW .100Y.C M.TW W .100
Y
M.T
W W
W O W C O
W O W O
W O W
WW .100Y.C M.TW WW
W O
WW .100Y.C M4 .TW
W O
WW .100Y.C
O
0 Y.C W
W .1 0
O M.T
WW .100Y .C W
W O M.T
.TW WW .100Y.C M.TW
.CO .TW
M WW 00Y.CO .TW
0 0 Y W .1 M
W Diagram/JEDEC00 .T W
GAL18V10 Logic W.1 Y.COM Fuse Map
W W.1 Y.COM W
W W
M .TW W
W . 100 O M .T W
W .100 O M.T
.CO .TW WW .100Y. C
WW .100Y.C M.TW
DIP and PLCC Package Pinouts
00Y M .TW
. 1 OM 1 W O W .C O
W
0 Y.C .T W 0000 W0 W 4 .1008 Y.C 12 M.16TW 20 24
WW 28 32
. 1 00Y W
M.T ASYNCHRONOUS RESET
. 1 0 M W O W .C O (TO ALL REGISTERS)
W C O W .C W W Y W
W Y. W 0036. W .100
Y
M.T
W 00 .T
W .100 O M.T . W .C O W W.1 Y.C8OM OLMC W
WW .100Y.C M.TW 0324. WW .100Y M .TW W .100 M .T3456
S0 19
O W O W .C O
W
WW .100Y.C M.TW WW .100Y.C M.TW WW .100Y TW
S1
M.3457
O W O W .C O
W
WW .100Y.C M.TW..
0360
WW .100Y.C M.TW WW .100Y 8 M .TW
W O W O OLMC
W O
WW .100Y.C M.TW WW .100Y.C 3458
18
.TW
.
WW .100Y.C M.T0648
S0
W M
W O W O S1
W
WW .100Y.C M0684
2 O
.TW WW .100Y.C M.TW WW .100Y.C 3459 M .TW
W O W O
W
WW .100Y.C M...TW
O .
WW .100Y.C M.TW WW .18 00Y.COLMC M.T
W
W O W O W W C O
SO
. 3460 .TW
17
W Y.C 0972
W W W 0 Y.C . T W W 0 0 Y
W 03 0 M.T 0 W.1 Y.3461 M
S1
W.1 Y.CO1008 W W.1 Y.COM W W 0 CO W
W TW W .10 M.T
W . 1 00 .M.
W
W . 100 O M .T W C O
W O. WW .100OLMC .
WW .100Y.C M.TW
8
WW .100Y.C1296. M.TW
YS0
M .TW 16
W O W C O W W 3462
.C O
WW .100Y . Y W
WW 4 .100Y.C M.TW .TW W .1003463 OM.T
S1
W O M W
W
WW .100Y.C.. M.TW
1332 O
O W O 10 W OLMCY.CO
W
WW .1001692 Y..C
.
.T W WW .100Y.C M.TW WW .13464 S0 0
0 M .TW 15
O M W O W .C O
W WW 3465
S1
WW 5
0 0 Y.C .T W WW .100Y.C M.TW . 1 00Y M.T
W
. 1 M W O W C O
W 1728
WW .100.. Y.C M.TW
O
W .. Y.CO W O 10 W
OLMC
.C O
WW .2088 0 .T W WW .100Y.C M.TW WW 3466 S0
.1 00Y M .TW
14
1 0 M W O W O
WW3467 .100Y.C M.TW
S1
6 W
WW 00Y.CO .TW WW .100Y.C M.TW
.1 OM W O W O
W
WW .. .100Y.C M.TW
2124
WW .100Y.C M.TW 8 WW .100Y.C M.TW
W W. . C O
W WW 00Y.CO .TW OLMC
W WW 00Y.CO 13 .TW
W 00 Y .T W S0
.1 M
W.1 Y.COM W
2412
W.1 Y.COM W S1 WW .CO .TW

3468
W W W 0 0 Y
W .100 M.T
W 00 .T 3469
W.1 Y.COM W
7
W .C O W W.1 Y.COM W W
W. Y W W .100 M.T 8
W 00 .T
W2448
W .100 O M.T W .C O OLMC W W.1 Y.COM W
.
Y.C W W
W W
.
2736
.100 M.T
W W
W .100
Y
O M.T S0 W
3470 W .100 12 OM.T
W O C W .C W
WW .100Y.C M.TW WW .100Y. 00Y
S1
8 M .TW 3471 W
W .1 O M.T
W O C
2772
.W
WW 00Y.CO .TW WW .100Y.C M8.TW WW .100Y. M .TW
. 1 M W O W O
WW 00Y.CO .TW WW .100Y.C M.TW 3472
OLMC
WW .10110Y.C M.TW
.
.
3060 W
S0
W W. 1
.C OM
W WW 00Y.CO .TW 3473 S1
W WW 00Y.CO .TW
W 00 Y .T W .1 M
3096 W.1 Y.COM W W W.1 Y.COM W WW 00Y.CO .T
W W 00 .T W
W .100 W9.1 Y.COM
.
M.T
8
.
.
W .C O W W.1 Y.COM OLMC W W
3384
WW .100Y W W .100 M.T 3474
S0
W 00 .T
W O M.T W .C O S1
W W.1 Y.COM
3475
3420
TW
M.SYNCHRONOUS
W
PRESET W.1
00
OM
W C O W W .C O W Y.C
WW .100Y . W W 0 Y (TO W
ALL REGISTERS) W 0 0
W O M.T ... 3538, 3539 WW.10 O M.T W W.1
W
3476, 3477 .C
... Electronic Signature Y .C W W
W Byte 7 Byte 6.1
TW
005YByte 4 ByteM3 .Byte W .100 O M.T
W Byte
O 2 Byte 1 Byte 0
W C
WW .100Y.C M.TW
M
S
L
S
WW .100Y. M .TW
W O W O
WW .100Y.C
B B
WW .100Y.C M.TW
W O W
WW .100Y.C M.TW WW
W O
WW .100Y.C M5 .TW
W O
WW .100Y.C
O
0 Y.C W
W .1 0
O M.T
WW .100Y .C W
W O M.T
.TW WW .100Y.C M.TW
.CO .TW
M WW 00Y.CO .TW
Specifications GAL18V10B
0 0 Y W .1 M
W
Absolute Maximum W .100
WRatings
(1) M.T
O W.1 Y.COMOperating
Recommended
W
Conditions
W W W 0 Y .C T W W 0 0 .T W
.T .1 0 M . . 1 M
.C OM voltage VCC .......................................
Supply
WW 00Y.CO -0.5 W
to +7V WW 00Devices:
Commercial
W Y .CO .TW
Y
00 InputMvoltage .T W W T
to .VCC +1.0V .1 M
W.1 Y.C O W W.1 Y.-2.5
applied ...........................
C OM
W
Ambient
W WTemperature
0Y .CO(TA) .............................
W
0 to +75°C
W voltageWapplied ........... W 0 (VCC) M. T
Off-state.T
.100 Storage
output
100 -2.5OtoMV.CC T +1.0V Supply voltage
W.1 toYGround
W W .C O M Temperature .................................
W W Y .C -65 to 150°C
W with
W WRespect 0 .CO .....................
.TW +4.75 to +5.25V
Y
00 Ambient .T W W . 1 0 0 M .T . 1 0 M
. 1 M Temperature with W O W O
W
WW .100YPower .CO Applied .T WW .100Y.C-55 to
W ......................................... .TW
125°C WW .100Y.C M.TW
OMabove those listed under M WW 00Y.CO .TW
W W 1. Y .C
Stresses W W WW the “Absolute
0 Y .CO Maximum
.T W W
W 00 .Tcause permanent damage 0
W.1 to theYdevice. OM These .1 M
W W.1 Ratings” . C OM may
W W . C W W WW 00Y.CO .TW
W 0Y
are stress only
.Tratings and W
functional 00
operation of the .T
device
W.1 Y.COM W
W .10at theseO
.C orM at any other conditions above
W W.1thoseYindicated
.C OM in
W W
WW .1the 00Y operational.T
M
W of this W
sections specification
W . 10is0not implied O M .T W
W .100 OM
.T
W O C W .C
(while programming,
WW .100Y.C M.TW
follow the programming
W W
1 00Y
.
specifications).
M .TW W .100
Y
M .TW
W . O W O
W
WW .100Y.C M.TW
O
O CharacteristicsWW O W O
DC Electrical
W
WW .100Y.C M.TW W 0 0 Y.C .T W WW .100Y.C M.TW
W. 1 OM W O
W O
WW Operating Y.CConditions WW Specified) Y.C W
WW .100Y.C M.TOver W Recommended . 1 0 0 M .T W (Unless Otherwise
W .1 0 0
O M.T
W O .C
WW
W .CO .TW WW .100CONDITION Y.C .TW WW .100Y .TW
SYMBOL . 1 00Y PARAMETER M W O M W MIN. O
TYP. M3
MAX. UNITS
W
WW .100Y.C M.TW
O
WW O
V
W ILW Input .C O
Low Voltage W WW 00Y.CO .TW W 0 Y.C— .TW V
W . 1 00 Y
M .T W
W . 1 O M W
0
Vss – 0.5
.1 O M0.8
VW IH W Input .COVoltage .TW WW .100Y.C M.TW WW 2.0.100Y—.C Vcc+1 .TW V
00Y
W High
. 1 M W O W O M
IWIL1WW Input0or COLow Leakage
Y.I/O W Current WW 0V ≤.1V0IN0≤YV.C IL (MAX.) TW
. WW— .100— Y.C –100.TW µA
.1 0 .T M W OM
IIHWWWInput0or .C OMLeakage Current W3.5V W Y .CCCO .TW W W 0 Y.C 10 .TWµA
Y I/O High W W ≤ V 0 ≤ V — 0—
.1 0 M.T 0 W.1 Y.COM W
IN
W
VOLW Output0Low 0Y Voltage .TW W IOL = MAX. . 100Vin = VOIL M or .VTIH W — .1—00 0.5 M.T V
VOH WWOutput
. 1
W HighY.Voltage C O M
W W W
OH = MAX. 0 Y.=CVIL or V.IHTW W W — 00Y. —O .TVW
W C
W I Vin 2.4
W .100 O M.T 0
W.1 Y.COM W W W.1 Y.COM W
W
IOL W Low Level0Output .C W W —.100 16 .T
. 1 0Y Current M .TW W
W . 100 O M .T —
W C OMmA
WW O W — 00–3.2 .
IOH WHigh .C
00Y Current
Level Output .TW WW .100Y.C M.TW —W . 1
Y mA.TW
M
. 1 M O W O
IOS2 WWShort0Circuit
Output
O
Y.CCurrent.TW VCCW WWVOUT0=00.5V
= 5V Y.C TA = 25°C .TW
W
–30 W — .10–130 0Y.C mA .TW
W 1 0 .1 M W O M
W. OM W O
WW .100Y.C M.TW
COMMERCIAL WW .100Y.C M.TW WW .100Y.C M.TW
W O
W .CO .TW WW 00Y.CO .TW W75W .115 0Y.CmA M.TW
ICC WW Power
Operating 0 0 Y V = 0.5V V = 3.0V W .1 L M
-7/-10/-15/-20 — 1 0
W.1 Y.COM W WW 00Y.CO .TW
IL IH
W W WW 00Y.CO .TW W
Supply W Current
W .100 f toggle =
O M.T
15MHz Outputs Open
W .1
.C OM W W.1 Y.COM W
.C W .TW
1) The leakage current WisWdue to.1the 00Y W
M.T on all pins. See Input
internal pull-up
W
W Buffer
Y
.100 section O M for more information.
W
W .100 OM
.T
W O Y. C W 0Y .C W
2) One output at a timeW forWa maximum .C
0Yduration
0but TWsecond. Vout
of one
.tested. W=W0.5V was . 100selectedOtoMavoid .TWtest problems Wcaused .by 10tester M.T
.1 M W W .C O
ground degradation. Characterized
WW
W .CO
not 100%
WW .100Y.C M.TW WW .100Y .TW
3) Typical values are at Vcc = 5V and
. 1 0T0AY= 25 °C M.TW W O W O M
W
WW .100Y.C M.TW
O
WW .100Y.C M.TW WW .100Y.C M.T
W W .C O
W 00 Y .T W .1 M
W.1 Y.COM W W W.1 Y.COM W WW 00Y.CO
W W 00 .T W
W
. C W
WW .100Y M .TW W
W . 100 O M .T W
W .100
W O WW
W O W O
W O W O
W O W
WW .100Y.C M.TW WW
W O
WW .100Y.C M6 .TW
W O
WW .100Y.C
O
0 Y.C W
W .1 0
O M.T
WW .100Y .C W
W O M.T
.TW WW .100Y.C M.TW
.CO .TW
M WW 00Y.CO .TW
Specifications GAL18V10B
0 0 Y W .1 M
00 W
AC SwitchingW W.1 Y.COM W
Characteristics .T W.1 Y.COM W
W W
M .TW W . 100 M .T W
W 100
.Conditions O M.T
W O
Over Recommended Operating C
.CO .TW WW .100Y.C M.TW WW .100Y. .TW
. 1 00Y M W O W O M
W
0 Y.C
O
.T W WW .100Y.C M.TW WW COM.100Y.CCOM M.TWCOM
. 1 0 M W O W .C O COM
W C O W .C W W Y W
W Y. W W .100
Y
M.T
W -7 .100 -10 M.T -15 -20
W .100 PARAM. O
.T
TEST
MCOND. DESCRIPTION W .C O W W .C O
W UNITS
WW .100Y.C M.TW
1
WW .100Y .T W WMIN. MAX.10MIN.
. 0Y MAX.MMIN. .T MAX. MIN. MAX.
M W O
W t .C O A toW
W Y .CO .TW W W7.5 0 Y.C — W
W M.T
Y pd W Input or I/O W Comb. Output 0 — —0 10 15 — 20 ns
W . 100 M .T W . 10 O M W .1 O
W co.CO A —WW —00Y7.
C — T10
WW .100tY .TW
Clock to Output WWDelay.100Y.C M.TW 5.5
. 1 M . W — 12 ns
M W O W O
W O
WWDelay.100Y.C M.TW
W — 003.5 Y.C — .T W
WW .10tcf 0Y.C —M.TW — W3.5
2
Clock to Feedback
W O W . 1 O M 7 — 10 ns
W .CO .C —W 6 0— Y. C W
WW .1tsu 00Y
— Setup Time, Input
.TW WW or Fdbk before
. 1 00Y Clk↑ M.TW 5.5 W
.1 0 8 OM—.T 12 — ns
W O M W .CO .TW 0 —WW 0 —00Y.C W
or W — .TW
WW t.1h00Y.C— MHold .TWTime, Input W Fdbk after Clk↑
. 1 00Y M W .1 0
O M 0 — ns
W A O Maximum Clock Frequency W
W with00Y.C O 90.9 — WW C
Y. — .T W — MHz
WW .100Y.C M
76.9 — 055.5 41.6
.TW Feedback,W1/(tsuW . 1 M .TW W . 10 O M
O
WW .100Y.C M.TW
W O External + tco)
105WW O 45.4 — MHz
fmax W A COMaximum Clock Frequency
. WW with
Y .CO .TW 111 —
W — 66.7Y.C—
0 W
W W
. 1 00 Y Internal
M
W W
.T Feedback, 1/(tsu + tcf)W.10 0
O M W .1 0
OM.T
W O WW— .66.7 .C
WW .10A0Y.CMaximum . T WClock Frequency WWwith .100Y.C M.T111 W — 105 1 00Y — 62.5 M .TW — MHz
W O M W C O W W .C O
.C W . W Y W
WW .100Y Y W .100 M.T
No Feedback
M .TW W
W . 100 O M .T W O
W — YClock .CO Pulse HighWW .C W 6 00—Y.C 8 .— TW ns
tWwhW
1 00 M
W
.TDuration, . 1 00Y M .4TW— 4 W—
W . 1 O M
W . O W O W 6 0—0Y.C8 —.TWns
twlWW — .100Clock Y.C Pulse.T W
Duration, Low WW
.1 0 0Y.C M4 .TW — 4 W— .1 M
M
OI/O WW 00Y.CO — .TW W—W 1500Y.— CO
tenWWW B
00 Y
Input.C or to W
Output
.T Enabled W 1 8 — 10 W .1 20
M .TWns
W . 1 O M W . O M W W .C O
.C W .C Y 20 .Tns W
tdis WWC
1 00Yor I/O toMOutput
Input .TW Disabled W W.100Y — M .T8 W — 9 W — W15 .100 — O M
.
W InputYor.C O O W .C
tar WW A
00 I/O toM .TW Reset of Reg.
Asynch. WW .100Y.C— M13.TW— 13 W— 20.100—Y 20 M.ns TW
.1 W O W O
tarw W
W
—W Asynch. 0 CO Pulse
Y.Reset .T WDuration WW .100Y.C8 M — .TW8 — W
10
W
— .10 150Y.C— Mns.TW
0
W W. 1
.C OM
W WW 00Y.8CO — .TW W WW 00Y.CO .TW
tarr Y W
.100 W 1 Y.COM W
—
W Asynch. Reset to Clk↑ Recovery Time 8 — 10 — .15 — ns
W O M.T W W .1
. C O M W
tspr —WWSynch.0Preset
.1 0Y.Cto Clk↑ M
W
.TRecovery TimeW
.10010 —
Y
M TW — 10 W — 12
.10 W .100 — O nsM.T
W O W O W .C
1) Refer to SwitchingWW Test.1Conditions 00Y
.C section. .TW WW .100Y.C M.TW W .100
Y
M.T
W
M W O W C O
2) Calculated from fmax Wwith internal
WW .1section.
O
.Cfeedback. .TW WW .100section.
Refer to fmax Description Y.C .TW WW .100Y. .TW
3) Refer to fmax Description 00Y M W O M W O M
W
WW .100Y.C M.TW
O
W O W O
Capacitance (T WAW
W
= 25°C, 0f
O
Y=.C1.0 MHz) .T W WW .100Y.C M.TW WW .100Y.C M.TW
0 O
W.1 OM W O W
WW .100Y.C M.TW
SYMBOL
W W
PARAMETER .C O
W MAXIMUM* WW UNITS Y .CO .TWTEST CONDITIONS W WW 00Y.CO .TW
Y W 0
W
W .100 OM
.T 0
W.1 pF Y.COM W =W W.1 Y.COM
CI Input Capacitance .C 8 W VCC = 5.0V, VW 2.0V
W 00Y .TW W 100 .T .100 M.T
I
W .1 M . M W O
W O W O W .C
CI/O I/O Capacitance
WW .100Y.C M.TW
8
WW pF Y.C .TW
VCC = 5.0V, VI/OW = 2.0V
.100
Y .T
W . 100 O M W C OM
W O .C W Y .
*Characterized but not 100% tested.
W W .100
W O W C O W W .C OM
. C W Y . W W 0 Y
WW .100Y M.T
W W .100 M.T W.1
0
W O W W .C O W
WW .100Y.C M.TW W .100
Y
M.T
W W
W O W C O
W O W O
W O W
WW .100Y.C M.TW WW
W O
WW .100Y.C M7 .TW
W O
WW .100Y.C
O
0 Y.C W
W.1 0
O M.T
WW .100Y .C W
W O M.T
.TW WW .100Y.C M.TW
.CO .TW
M WW 00Y.CO .TW
0 0 Y W .1 M
W 00 .T W
Switching Waveforms W.1 Y.COM W W W.1 Y.COM W
W
M .TW W
W . 100 O M .T W
W .100 O M.T
.CO .TW WWINPUT.1or00Y. C
00Y WW .100Y.C M.TW M .TW VALID INPUT
. 1 INPUT
M or
W VALIDOINPUT W O
WW .100Y.C M.TW tsu
W O I/O FEEDB ACK
00 Y.C I/O FEEDB .T WACK WW .100Y.C M.TW th
. 1 M W O W O
WW 00Y.CO .TW WW .10t0pYd .C M.TW WW .100Y.C M.TW
W.1 MINA TO RI AL CLK W O
OMB WW 00Y.CO .TW W Y.C .TW
WW .100Y.CO U T PM
CO W 0
U T.T W W . 1 M .1 0 M tco
W O W C O W W .C O
.C W Y . W WI ST E RE .D100 Y .T W
WW .100Y M.T
W W .100 M.T
R EG
TW OM
W O W C O O U T P UW .C
WW .100Y.C M.TW WW
Combinatorial Output100Y
.
M .TW W . 100
Y
M .TW
. W O 1/ fma x
W W Y .C O
W W WW 00Y.CO .TW W W 0 0 Y.C .T W fdbk)
(external
W . 1 00 M .T W . 1 O M W .1 O M
W O WW .100Y. C
W O W O
WW .100Y.C M.TW
W O Registered Output
W O W O
WINPUT Y
WW I/O.1FEEDB
or.CO
00 ACK M.TW W O
W O WW .CO .TW WW .100Y.C M.TW
WW .100Y.C M.TW tdis W ten .100Y M
W W .C O
W 00 Y .T W .1 M
OU WT .P1U T Y.COM W W W.1 Y.COM W WW 00Y.CO .TW
W W 00 .T C L K W
W
W .100 OM.T W.1 Y.COM W W W.1 Y.COM W
.C W W 0 (internal fdbk) .T
WW .100Y .TW W 100 M.T
1/ f0max
W.t1cf Y.COtsM
W toM
Input or I/OO Output Enable/Disable W. C O W
WW .100Y.C M.TW WW .100Y .
M .TW W . 100
u
M .TW
W O R EG I ST E RE D W O
W
WW .100Y.C M.TW
O
WW .100Y.C M F E.TEDWBACK WW .100Y.C M.TW
W O W O
W
WW .100Y.C M.TW
O
W O W O
W O
WW .100Y.C M.TW
fmax with WWFeedback Y.C W
WW .100Y.C twhM.TW twl W .1 0 0
O M.T
W O C
W
WW .100Y.C M.TW
O
W O W O
CLK W
WW .100Y.C M.TW
O
W W .C O1/ fma x
W 00 Y .T W .1 M
W.1 Y.COM W
(w/o fdbk)
W 100 WidthOM.T
W 00 .T W.1 Y.COM W
W .Clock
.C W W.1 Y.COM W W
WW .100Y W W .100 M.T
W 00 .T
W O M.T W .C O W W.1 Y.COM W
W
WW .100Y.C M.TW W .100
Y
M.T
W W
W .100 OM
.T
W O W .C O W Y .C W
WW .100Y.C M.TW WW INPUT . 00orY ACK M.TW
1FEEDB
W .100 M.T
INPUT or
WI/O O W C O
I/O FEEDB ACK W
WW .100Y.C M.TW
O
WW DRIVI.1NG 00YAR
.C .TW WW .100Y. M .TW
DRIVI NG SP W O M t W O
th O tspr W WW .100Y.C M.TW
W arw
WW t.su 00Y
.C .T WW .100Y.C M.TW
W W 1
.C OM
W W C LW K
CLK Y W 0
W 00
W.1 Yt.co OM
.T 0
W.1 Y.COM W tarr
W W.1 Y.COM
C W
W W
.1 00 M .TW WR EG I ST E.1RE
W
00D
O M .T W
W .100 O M.T
R EG I ST E RE D W O O UW Y.C WW .100Y .C
WW .100Y.C M.TW .TW .T
T PUT
OUT PUT W
W . 100 O M t W C OM
W O .C ar W Y .
W W .100
W O W C O W W .C OM
.C W Y . W W 0 Y
WWPreset.100Y
Synchronous M.T
W W 0
.10Asynchronous M.T Reset W.1
0
W O W W .C O W
WW .100Y.C M.TW W .100
Y
M.T
W W
W O W C O
W O W O
W O W
WW .100Y.C M.TW WW
W O
WW .100Y.C M8 .TW
W O
WW .100Y.C
O
0 Y.C W
W .1 0
O M.T
WW .100Y .C W
W O M.T
.TW WW .100Y.C M.TW
.CO .TW
M WW 00Y.CO .TW
0 0 Y W .1 M
W 00 .T W
fmax Descriptions W.1 Y.COM W W W.1 Y.COM W
W
M .TW W
W . 100CLK OM.T
W
W .100 O M.T
.CO .TW WW .100Y. C
00Y WW .100Y.C M.TW M .TW CLK
. 1 M W O W O
W
0 Y.C
O
1 0 O
.
WW 00Y.CO .TWLOGIC
M W .CO .TW WW 0LOGIC Y.C W
WW REGISTER . 1 0 0 Y
M
W . 0
1 ARRAY OM.T
. 1 M W O W
W
WW .100Y.C M.TW
O ARRAY
WW .100Y.C M.TW WW .100Y.C M.TREGISTER W
W O W O
W
WW .100Y.C M.TW
O
W O W O
W
WW .100Y.C M.TW
O
W W .C O tsu
W WW tco00Y.CO .TW W WW 00Y.CO .TW
Y W
W.1 Y.CtO
t cf M
W
W .100 fmax O M .T External Feedback W
with 1/( .1su+tco) OM
t C W
WW .100Y.CNote:Mfmax
W . .TW
pd
.TWwith externalW . 1 00Y M .TW W
W .100 O M
O WWis cal-
feedback O .C
W
WW .100Y.C .T
culated from W measured tsu Wand tco..100
Y.C .TW WW
fmax with Internal
. 1 00Y Feedback W
M.T1/(tsu+tcf)
M W OM W C O
W O
WW .100Y.C M.TW
W Y. .TW by sub-
WW .100Y.C M.TW CLK Note:W
W . 100 value,
tcf is a calculated
O Mderived
W O
W
WW .100Y.C M.TW
O
WW .100Y.C M.TW tractingW tsuWfrom the0period
.1 0Y.C of fmax W
.Tw/internal
Mvalue
O W O feedback (tcf = W1/fmax - C
tsu).
. O
The of tcf is
W
WW .100Y.C LOGIC . T W WW .100Y.C M.TW used primarily WWwhen.1calculating 00Y theM .TWfrom
delay
OM REGISTER WW O WW to a00combinatorial O
W Y.C Y.C W
WW .100Y.CARRAYM.TW W . 1 00 M .T W clocking aW register
W . 1 O M .Toutput
W O W O (through registered W feedback), Cshown above.
.as
WW .100Y.C M.TW WW .100Y.C M.TWFor example,Wthe timing.1from 00Yclock toM .TW
a combi-
W O W O
W O
WW .100Y.C M.TW isW Y.C W
WW .100Ytsu.C+ th M.TW natorial outputW equal to tcf
W . 100+ tpd. OM.T
W O
W
WW .10f0max
O
Y.Cwith No.TFeedback
W WW .100Y.C M.TW WW .100Y.C M.TW
M W O
W .COno feedback WW 00Y.CO .TW WW .100Y.C M.TW
WWNote:.1fmax0 0 Y with
.T W may be less
M is to allow for a WW.1
W M
CO This T
W 1/(twhY+.twl).
than
WW 0 W
M. than 50%.
.10 cycle ofOother
W .1 0 0
W.1 Y.COM W
clock duty
W C W W . C OM W
WW .100Y. W Y W W .100 .T
W O M.T
W
W .100 O M.T W W .C OM
.C WW .100Y. C Y W
Switching WWTest.1Conditions
00Y M .TW M .TW W
W .100 O M.T
O W O .C
W
W O W O
Input Pulse Levels
W WW 00Y.CO .TGND W to 3.0V WW .100Y.C M.TW WW .100Y.C M.TW
1 WW 00Y.CO .TW
+5V
W. -7/-10OM 2ns 10% – 90%
Input Rise and
W Y . C W W WW 00Y.CO .TW W
W 00 .T W.1 Y.COM W .1 M
Fall Times
W W.1 -15/-20 .C OM3ns 10% – 90%
W W W WW 00Y.CO .TW
W 00Y .T 1.5V W 00 .T .1 M
Input Timing Reference Levels
W.1 Y.COM W
R
W.1 Y.COM W WW 00Y.CO .TW
1
W W W
W
Output Timing Reference
.100
Levels
W O M.T
1.5V W
W .100 OM
.T
W W.1 Y.COM W
C W .C W
Output Load
WW .100Y. W
See Figure
M.T
W 0Y
.10OUTPUT M.T
W
W .100 OM
.T
W O W
FROM C O
(O/Q) W .C W
WW0.5V.1from
3-state levels are measured
00Y
.C
steady-state W
.Tactive WWUNDER . 0Y.
10TEST M .TW W TEST .100
Y
POINT
M.T
level. O M W O W .C O
W
W O W O
W O
WW .100Y.C M WW .100Y.C M.T
Output Load Conditions (see figure) C *
WW .100Y.C M.TW .TW
2 R L
Test Condition R1 W
W
R2
.C O CL
W 00 Y .T W .1 M
A 300Ω W.1390Ω .COM 50pF W W.1 Y.COM W WW 00Y.CO
W Y W W 00 .T W
B Active High
W
∞ W 100
.390Ω O M.T
50pF W.1 Y.COM W W W.1 Y.COM
.C W
Active Low WW 390Ω
300Ω .1 00Y 50pF M .TW W
W . 100TEST FIXTURE O M .T W
W .100
W .CO WW .100Y.C M.TW WW
*C LINCLUDES AND PROBE CAPACITANCE
C Active High ∞ WW 390Ω 1 00Y 5pFM.TW
W . O W O
Active Low 300Ω WW390Ω 0Y.C
0 5pF .T W WW .100Y.C M.TW
W.1 OM W O
W O W
WW .100Y.C M.TW WW
W O
WW .100Y.C M9 .TW
W O
WW .100Y.C
O
0 Y.C W
W .1 0
O M.T
WW .100Y .C W
W O M.T
.TW WW .100Y.C M.TW
.CO .TW
M WW 00Y.CO .TW
0 0 Y W .1 M
W 00 .T W
Electronic Signature W.1 Y.COM W Output
W W.1 Register Y
M
.CO Preload W
W W 0
An M .TW signatureW
electronic is W
provided . 00every GAL18V10
1in O M .T device. It When W .10 state machine
testing O M.Tdesigns, all possible states and state
.CO .T64Wbits of reprogrammable .C WW .must Y. C W design, not just those required
00Y contains WW .memory 1 00Y that can M TW user- transitions
.contain 100 be verified M .inTthe
. 1 M W O
W Y.C
O data. Some uses include
defined
W WW data
Wuser ID codes, .COrevision
0isYalways .
numbers, in W
TW to the may
theW normal machine .Coperations.
00Ysystem M .TWThisthat is because certain events
1 00 or inventory .T control. The signature . 1 0 M
available occur . 1
during O operation throw the logic into an
.
WW 00Yuser
M
.COindependent W of the state W W
of the security Y CO
.cell. W illegalW WW(power-up,
state 0 0 Y .Cline voltage .T W glitches, brown-outs, etc.). To
W .10 0 M. T .1proper treatment
W .1 O M.T W .C O test a design W Wfor Y .C OM of these conditions, a way must
W
WW .100YSecurity .C W
.TCell WW .100Y M .TW W to break
be provided .100the feedback T and force any desired (i.e.,
M.paths,
O M W O W .C O
W
WW .10A0security Y.C .T W WW .100Y.C M.TW illegal) WWinto the.1registers.
state
00Y Then Mnext TW
.the machine can be sequenced
W unauthorized O M
cell is provided in every GAL18V10
W device
C O to prevent and the outputs
W W tested for correct
.C O state conditions.
W .C W W Y . W W 0 0 Y .T W
W 00Y
.1this
copying of the array
M.Tfurther read accessW
Wpatterns..1Once 00 programmed, M.T W.1 includes O M
W cell.C O
prevents toW the functional .C Obits in theW The GAL18V10 W device
Y . C circuitry that Wallows each registered
WW device. 0 Y This cell .can T Wonly be erased W by re-programming 0 0 Y .T output to beWsynchronously . 1 0
0 set eitherM high.Tor low. Thus, any present
.1 0 . 1 M
the de- W O
W Wvice, soY .
the C OM configuration can never
original W Wbe examined Y . C O this state conditionW
once W W can be forced 0 Y .Cfor test sequencing.
.T W If necessary,
W 00programmed. W
.TThe ElectronicW . 1 0
0always available M .T approved GAL programmers .1 0 M
. 1 M W capableO of executing test vectors
W Wcell is
Y .C O
W
Signature
W
W
Wcontrol is
0 Y .CO .TW perform output W W preload
register 0 0 Y.C automatically. .T W
W to the 0 0
user, regardless .T of the state of this
.1 0
cell.
M . 1 M
W W.1 Y.COM W WW 00Y.CO .TW W WW 00Y.CO .TW
W Latch-Up 00 .T W BuffersWW.1 M
W.1 Y.C OM
Protection
W W.1 Y.COM Input W 0 Y .CO .TW
W TW W 0
W .100devicesOare M.designed
W
W 100 pump
.charge .T
OMGAL18V10 devices are W.1 with OMlevel compatible input
W
GAL18V10
.C with an on-board W Y .C W W W designed
0 Y .CTTL W
W
Wto negatively. 1
Y
00bias the substrate.
M
W
.T The negative biasW W 0
10sufficientOM
is.of .T
buffers.
W
0
These buffers have a.1characteristically
O M.Thigh impedance,
WW to0prevent O WWload .to10the .C logic.T
magnitude
W 0 Y.C input undershoots
.T W fromW W the 0circuitry
causing
. 1 0Y.C and M .
present
TW a much lighter 0Ydriving M
Wbipolar TTL
than
1
W. traditional
to latch. Additionally, OM
outputs are designed with n-channel pullups O devices. W O
Y.C p-channel WW any00pos- Y.C TW WW .100Y.C M.TW
WW of the
instead 0 0 .T W pullups toW eliminate
. 1 M .
.1 induced latching.
OM W O input and I/O pins also have WWbuilt-in activeO
0Y.C1). However,
sibility of W The pull-ups. W As a result,
WW .100Y.Cfloating
SCR
WW .100Y.C M.TW .T W will float W
inputs to a TTL .
high 1 0 (logic M .T Lattice
W C O WW 00Y.C OM
Semiconductor recommends W W
that all unused
O
Y.Cinputs and W
tri-stated
Device W Programming Y . W W .T W W 0 0
.1active input,OVcc, M.Tor ground.
W . 1 00 M .T W .1 I/O O pinsM be connected to an adjacent W C
W .CO using WW .100YDoing .C so will W to improveWnoise W immunity Y. IccW
WW are.1programmed
GAL devices 00Y M .TWa Lattice Semiconductor- M .Ttend W . 100 and reduce O M .T for the
W O from a number W W
of manu- 0Y. C
device. O W Y .C W
0Y.C .TW
approved Logic W Programmer, availableW
facturersW (see the the . 1 0GAL M
Development .T Tools section). WComplete
W . 10 O M
W
W .100 O M.T
W CO onlyTa W W of 00Y.C WWCurrent Y. C
programming WWof the .device 0 0Y.takes . few seconds.W Erasing
1 M .TW Typical Input . 100 M .TW
1 M W . O W O
the device is transparentW to Y
WW .10cycle.
part of the programming
O and is done automatically
the user,
0 .C M.TW WW .100Y.C M.TW
as
WW .100Y.C M.TW
W C O WW 00Y.C0 O .TW WW 00Y.CO .TW
I n p u t C u r r e n t (u A )
W Y . W W W .1
W .100 M.T
W 00 - 2 0 .T W.1 Y.COM W
WW .100Y W W .100- 4 0 M.T
W 00 .T
W O M.T W .C O W W.1 Y.COM W
W
WW .100Y.C M.TW W .100
Y
M.T
W W
W .100 O M.T
W O W C O W .C
WW .100Y.C M.TW WW .-1600 00Y. 1 .M .TW2 . 0 W
. 0.1
00Y5 . 0 M.TW
W O 0 3.0 4W O
W
WW .100Y.C M.TW
O
WW .100Y.C M.InTpW WW .100Y.C M.TW
u t V o lt ag e ( V o lt s)
W O W O
W
WW .100Y.C M.TW
O
W W .C O
W 00 Y .T W .1 M
W W 00 .T W
W
.C W W 00 .T
WW .100Y M.T
W W .100 M.T W.1 Y.COM
W O W .C O W
W W .100
W O W C O W W .COM
.C W Y . W W 0 Y
WW .100Y M.T
W W .100 M.T W.1
0
W O W W .C O W
WW .100Y.C M.TW W .100
Y
M.T
W W
W O W C O
W O W O
W O W
WW .100Y.C M.TW WW
W O 10
WW .100Y.C M .TW
W O
WW .100Y.C
O
0 Y.C W
W.1 0
O M.T
WW .100Y . C W
W O M.T
.TW WW .100Y.C M.TW
.CO .TW
M WW 00Y.CO .TW
0 0 Y W .1 M
W 00 .T W
Power-Up Reset W.1 Y.COM W W W.1 Y.COM W
W
M .TW W
W . 100 O M .T W
W .100 O M.T
.CO .TW WW .100Y. C
00Y WW .100Y.C M.Vcc TW M .TW
. 1 M W Vcc O
(min.) W O
W
0 Y.C
O
. 10 M W O W O
WW 00Y.CO .TW WW .100Y.C M.TW WW .t1su00Y.C M.TW
W.1 OM W CO W O
WW .100Y.C M.TW WW .10C0L Y K. .T W WW t wl .100Y.C M.TW
M WW 00Y.CO .TW
W W Y .C O
W W WW 00Y.CO .TW W
W 00 .T W.1 Y.COM W t pr .1 M
W W.1 Y.COM W W W WWRegister00Y.CO .TW
W .100 M.T
INTERNAL W REGISTER 00 .T Internal
.1 OM
W .C O W.1 Y.COM W
Q - OUTPUT
W
Reset toW
W Logic "0"
0 Y .C W
WW .100Y .TW W .10 M.T
M
W
W . 100 O M .T W C O
W
WW .100Y.C M.TW
O
O ACTIVE LOW W O Device Pin W .C O
W to W
WW .100Y.C M.TW OUTPUT REGISTER WW .100Y.C M.TW ResetW Logic "1"
. 1 00Y M.T
W
W O W C O
W
WW .100Y.C M.TW
O
W O W O Device Pin W
W .C O
WW .100Y.C M.TWOUTPUT REGISTER WW .100Y.C M.TW Reset to W
ACTIVE HIGH
Logic "0" .1 00Y M.T
W
O W O W .C O
W
O W O W
Wto provide .C O
W WW within
Circuitry
0 0 Y.CGAL18V10
the
.T Wprovides a reset WW signal to all
1 0 Y.C conditions
0reg- .TW must beW met
. 1 00aYvalid power-up
M .TWreset of the
1
W. power-up. OM .
W their Y M
Q O device. First, the VCC rise W O
isters during
Y.Ca specified
All internal registers will have
WW As a.1result, 0 .C input W be at staticWTTL Wmust be0monotonic.
as 0
Y.C Second, .TW during
the clock
WW set low
outputs
.1 0 0
after
M .T Wtime (tpr, 1µs MAX). 0 M .Tmust level.1
W shown in the
O M diagram
.CO output W willY.COpower up.WThe registers will 0Y.aCmaximum
W WW
the state on the registered
0 Y .T Wpins (if they are W Wenabled)
0 0 .T WW reset.1within 0 M .TW of tpr time.
be either high .or 1 0low on power-up, M depending on the .
programmed 1 As
O Min normal system operation, W avoid clocking O the device until all
polarity W
of
W outputY
the .C
pins.
O
This featureW can greatly W WW state00Y.Cinput
simplify and.T W
feedback path W W times 0have
setup 0 C
Y.been met. . T W clock
The
W 00
W.1by providing OM
.T .1 OM W.1widthY .CO .TW
M
machine design
W Y .C a known state on power-up.
W W WWBe-00Y.C must also meet the minimumW
.T W W pulse
0 0 requirements.
cause W of the asynchronous 00 nature .Tof system power-up, some W.1 Y.COM W .1 M
W
W .100 O M.T
W
W .100 OM
.T
W W.1 Y.COM W
Y. C W . C W
WW .Equivalent
Input/Output 100 .TW
MSchematics
W
W .100
Y
O M.T
W
W .100 OM
.T
W O C W . C W
WW .100Y.C M.TW WW .100Y. M .TW W .100
Y
M.T
O W O W . C O
WPIN WW 00Y.C .TW WW .100Y.C M.TW WW .100PIN Y
M .TW
. 1 M W O W O
W
WW .100Y.C M.TW
O
W W .C O
W WW 00Y.COFeedback W W WW 00Y.CO .TW
W 00 Y .T W .T .1 M
W.1 Y.COM WVcc W W.1 Y.COM W WW 00Y.CO .TW
W W 00 .T W
W 00 Pull-up M.T W.1 Y.COM W
Active Pull-up
(Vref Typical = 3.2V)
W.1Active .C O W W.1 Y.COM W Circuit W
W W
.1 00Y
Circuit
M .TW W
W . 100 Tri-State O M .TVcc W .10=03.2V) OM.T
(Vref Typical
W
W
WWVcc .10Vref
O
0Y.C VccM.TW WW .100YControl .C .T W Vref
WW .100Y.C M.TW
W OM W O
ESD
Protection
W
WW .100Y.C M.TW
O
Circuit
W W .C O
W 00 Y .T W .1 M
Data WW 00Y.CO .T
W W Output.100 .T W PIN
PIN
W
W .100 O M.T W .C OM W W.1 Y.COM
.C W Y W W 00 .T
WW .100Y M.T
W O W .C O W
W W .100
ESD W O W C O W W .COM
.C W Y . W W 0 Y
Protection
Circuit WW .100Y M.T
W W .100 M.T
Feedback
W.1
0
W O W W .C O W
WW .100Y.C M.TW
(To Input WBuffer)
Y W
W O
W
W .100 O M.T
.C WW .10Typical C
0Y. Output
Typical InputW
W 1 00Y M .TW M .TW
W . O W O
W O W
WW .100Y.C M.TW WW
W O 11
WW .100Y.C M .TW
W O
WW .100Y.C
O
0 Y.C W
W .1 0
O M.T
WW .100Y .C W
W O M.T
.TW WW .100Y.C M.TW
.CO .TW
M WW 00Y.CO .TW
0 0 Y W .1 M
00 W
GAL18V10B: W Typical W.1AC and ODCM.T Characteristic Diagrams W.1 Y.COM W
W .C W W
M .TW W
W . 100
Y
O M .T W
W .100 O M.T
.CO .TWNormalized Tpd .C WW .C
00Y WW vs Vcc
1 00Y M .TWNormalized Tco vs Vcc 00Y
.1 M .TW Normalized Tsu vs Vcc
. 1 M W . O W O
W
0 Y.C
O
.T W 1.2
WW .100Y.C M.TW WW .100Y.C M.TW 1.2 1.2
. 1 0 M W O W O
WW 00Y.CO .TW 1.1 WPTWH->L .100Y.C M.TW WW .100Y.C M.TW PT H->L
RISE
Normalized Tpd
Normalized Tco
1.1 1.1
Normalized Tsu
W .1 O M PT L->HW
C O W W .C O FALL
WW .100Y . Y W PT L->H
WW .100Y.C M.TW M .TW W
W .100 O M .T
1
W O
WW .100Y.C M.TW
1 1
W O
W O W O
W O
0.9
WW .100Y.C M.TW
0.9 0.9
W W .C O
W 00 Y .T
0.8
W .1 M
0.8 0.8
W.1 Y.COM
4.50 4.75
W.1 Y.COM
5.00 5.25
WW 00Y.CO Supply
5.50 4.50 4.75 5.00 5.25 5.50 4.50 4.75 5.00 5.25 5.50
W W 00
Supply Voltage (V)
.T W W W
1 0 0 Supply W
M .T Voltage (V) W .1 M .TW Voltage (V)
W . 1 O M W . O W W .C O
WW .100Y. C Y W
WW .100Y.C M.TW M .TW W
W .100 O M.T
W O C
W
WW .100YNormalized .CO .Tpd TWvs Temp W
W .C
00YNormalized .T
Tco Wvs Temp WW .100Y.Normalized M
Wvs Temp
.TTsu
M W . 1 O M W O
W
WW .100YPT.CH->L M.TW
O 1.3
WW .100Y.C M.TW WW .100Y.C M.TW 1.3 1.4
WW 00Y.PTCH->L O
W W Y .C O1.2
W W WW 00YRISE .CO .TW W 1.2
.TW
1.3
W 00PT L->H M.T 1 . 1 M

Normalized Tco
Normalized Tpd
. M
Normalized Tsu
. 1 W
FALL
O W O
PT L->H 1.2
W O
1.1 1.1
WW .100Y.C M.TW 1.1
WW 00Y.CO .TW WW 00Y.CO .TW

1 1
W W .C O W 1
W 00 Y .T W W .1 M
W.1 Y.COM W W.1 Y.COM W WW 00Y.CO .TW
0.9 0.9
0.9
W W W 00 .T W
W .100 M.T W.1 Y.COM W W.1 Y.COM W
0.8 0.8 0.8
W .C O W W
WW .100Y .TW W 100 .T W .100 M.T
0.7 0.7 0.7
-55
M-25 0 25 50
W . 75
O M
100 125
W C O
-55 -25 0 25 50 75 100 125 -55 -25 0 25 50 75 100 125
W .C O C)
WW Temperature .C WW Temperature Y. C) .TW
WW Temperature. 1 00Y
(deg.
M .TW . 1 00Y (deg. C)M.TW W .100 (deg. O M
W O WW 00Y.CO Delta WW .100Y.C M.TW
WW .100Y.C MDelta .TWTpdSwitching
vs # of W Outputs
. 1 M .TW Tco vs # of Outputs
W W .C O
W WW 00Y.CO .TW Switching
W WW 00Y.CO .TW
W 00 Y .T W .1 M
0
WW 00Y.CO .TW 0
W W
W
W .100 O M.T
W
W .100 OM
.T
W W.1 Y.COM W
W .C -0.5
Delta Tco (ns)
C -0.5
Delta Tpd (ns)
WW .100Y. W Y W W 00 .T
W O M.T
W
W .100 O M.T W W.1 Y.COM W
WW .100Y .C
WW .100Y.C M.TW .TW W .100 M.T
-1 -1
W O W O M W W .C O
WW .100Y.C M.TW WW .100Y.C M.TW FALL W Y W
RISE
.100 M.T
RISE -1.5 -1.5
W O W C O
W O WW .100Y.
FALL

-2
M .TW -2
W O W O
WW .100Y.C M.TW
1 2 3 4 5 6 7 8 9 10
W .CO of Outputs Y.C of Outputs
1 2 3 4 5 6 7 8 9 10
WW .100Y Number
.T WSwitching WW .100Number M .TW Switching
OM W O W O
W
WW .100Y.C M.TW WW .100Y.C M.TW WW .100Y.C M.TW
W O W O
W Delta Tpd vs
WW .100Y.C M.TW
O Output Loading
WW Delta 00 Y.C
Tco
.T W
vs Output Loading WW .100Y.C M.TW
.1 M WW 00Y.CO .TW
W W Y .C O
W
10
W WW 00Y.CO .TW W 10
W 00 .T W.1 RISE Y.COM W .1 M

W W.1 RISEY.COM W 8
W W WW 00Y.CO .T 8
W 0 M.T
W 00 .T W.1 Y.COM
.10FALL W.1 Y.COM W
Delta Tpd (ns)
Delta Tco (ns)
6 FALL 6
W .C O W W
WW .100Y W 4
W .100 M.T
W 00 .T 4
W O M.T W . C O W W.1 Y.COM

WW .100Y
2 2
WW .100Y.C M.TW M.T

W W
W .100 OM
W C O
0
W W .C O W Y.C 0
WW .100Y . W Y W W 0 0
W O M.T
-2 W
W .100 O M.T W W.1
-2
W . C
WW .100Y.C M.TW Y W W
-4 -4
W O
0 W 50
W .100
100 150
O M.T 200 250 300 0 50 100 150 200 250 300
WW .100Y. C
WW .100Y.C M.TW .TW
Output Loading (pF) Output Loading (pF)
W O W O M
W O W
WW .100Y.C M.TW WW
W O 12
WW .100Y.C M .TW
W O
WW .100Y.C
O
0 Y.C W
W .1 0
O M.T
WW .100Y .C W
W O M.T
.TW WW .100Y.C M.TW
M
.CO .TW WW 00Y.CO .TW
0 0 Y W .1 M
00 W
W .C W W
M .TW W
W . 100
Y
O M .T W
W .100 O M.T
.CO .TW W Y. C
00Y WW .100Y.C M.TW Voh vsW
Vol vs Iol Ioh
.100 M .TW Voh vs Ioh
. 1 M W O W O
W
0 Y.C
O
.T W WW .100Y.C M.TW
1
WW .100Y.C M.TW 5 5.25
. 10 M W O W O 5
WW 00Y.CO .TW 0.75WW .100Y.C M.TW WW .100Y.C M.TW 4 4.75
W.1 OM W O W O
WW .100Y.C M.TW
4.5
Voh (V)
Voh (V)
3
Vol (V)
4.25
WW 00Y.CO .TW WW 00Y.CO .TW

0.5
W W .C O W
4
W 00 Y .T W W .1
2
M
W.1 Y.COM W
3.75
W W.1 Y.COM W 0.25

W W WW 00Y.CO .TW 3.5
W 00 .T
1
W
W .100 O M.T W.1 Y.COM W W W.1 Y.COM W 3.25
.C W
WW .100Y .TW W 100 .T W .100 .T
0 0 3
W O M 0 10
W . 20
CO M 30 40
W W 0
.C OM Ioh(mA)
10 20 30 40 50 60 0 1 2 3 4
WW .100Y.C M.TW Iol (mA)

W W
1 00Y
.
M .TW
Ioh(mA) W .100
Y
M .TW
W . O W O
W O
WW .100Y.C Normalized .T W WW .100Y.C M.TW WW .100Y.C M.TW
OM Icc vs Vcc W O W O Icc vs Freq.
WW .100Y.C M.TW
Normalized Icc vs Temp Normalized
W
W O W O
WW .100Y.C M.TW
1.2 1.2 1.4
W O
WW 00Y.CO .TW
1.3
W W .C O 1.1
WW 00Y.CO .TW W 1.1
Normalized Icc
Y W W
Normalized Icc
Normalized Icc
W 00 .T W.1 Y.COM W .1 M 1.2

W .100 M.T
1
W 00 .T 1
W.1 Y.COM W
1.1
WW .100Y W W .100 M.T
W 00 .T 1
W O
0.9
M.T W .C O 0.9
W W.1 Y.COM W
0.9
W W .100 M.T
W O W O M.T W W .CO 0.8
WW .100Y.C M.TW W
0.8 0.8
.C Y
WW .1Supply 00Y VoltageM .TW W .100 (MHz) M.T
4.50 4.75 5.00 5.25 5.50 -55 -25 0 25 50 75 100 125 0 25 50 75 100
W O W Frequency
C O
O WW .100Y.
(V) Temperature (deg. C)
W
W O W O
W
WWDelta Icc 0 Y.C
O
0
W W.1 vs Vin .C
(1 O M
input)
W
W ClampY.(Vik)
WInput CO W W WW 00Y.CO .TW
W 00 Y .T W 0 0 .T .1 M
W.1 Y.COM W
8
W W.1 Y.COM W 0
WW 00Y.CO .TW
W W
W .100 M.T
W .100 .T W.1 Y.COM W
7
W C O W W .C OM -20
W
WW .100Y.
6
W Y W W 00 .T
W .100 M.T
Delta Icc (mA)
W
5
O M.T W C O
-40
W W.1 Y.COM W
Iik (mA)
WW .100Y .
WW .100Y.C M.TW
4
M .TW -60 W
W .100 OM.T
W O W O W .C
WW .100Y.C M.TW WW .100Y.C M.TW Y W
3
W .100 M.T
-80
2
W O W C O
W
WW .100Y.C M.TW
1
O
WW .100Y.C M.TW
-100
WW .100Y. M .TW
W O W O
WW 00Y.CO .TW WW .100Y.C M.TW WW .100Y.C M.TW
0 -120
0.00 0.50 1.00 1.50 2.00 2.50 3.00 3.50 4.00
WVin (V) .1
-2.00 -1.50
W
-1.00
O
-0.50 0.00
W OM Vik (V) W O
WW .100Y.C M.TW
W O W O
W
WW .100Y.C M.TW
O
W W .C O
W 00 Y .T W .1 M
W W 00 .T W
W
.C W W 00 .T
WW .100Y M.T
W O W .C O W
W W .100
W O W C O W W .COM
.C W Y . W W 0 Y
WW .100Y M.T
W W .100 M.T W.1
0
W O W W .C O W
WW .100Y.C M.TW W .100
Y
M.T
W W
W O W C O
W O W O
W O W
WW .100Y.C M.TW WW
W O 13
WW .100Y.C M .TW
W O
WW .100Y.C
O
0 Y.C W
W .1 0
O M.T
WW .100Y .C W
W O M.T
.TW WW .100Y.C M.TW
.CO .TW
M WW 00Y.CO .TW
0 0 Y W .1 M
00 W
W .C W W
M .TWNormalized Tpd W
W . 100
Y
O M
W
.T Normalized Tsu vs. Vcc W .100 O M.T
O vs. Vcc
WW .100Y. 1.3 M.TW C Normalized Tco vs. Vcc
Y.C WW .100Y.C 1.3M.TW
1.3
0 0 .T W
W.1 Y.COM W WW 00Y.CO1.2 .TW W WW 00Y.CO W
W M.T
1.2 1.2
. 1 0 0 M .T
W . 1 O M W .1 O
WW 00Y.CO .TW WW .100Y 1.1 M.TW .C
WW .100Y.C1.1 M.TW
Normalized Tco
1.1
Normalized Tpd
Normalized Tsu
. 1 M W O W O
W
WW .100Y.C M.TW
O
1 WW .100Y.C M.TW WW .100Y.1C M.TW
WW 00Y.CO .TW
1
W W Y.C O
W W WW 00Y.CO .TW W
W .100 M.T .1 0.9 OM W.1 Y.COM W
0.9
0.9
W O W .C W
W W .100.80 M.T
W O 0.8
W O W W .C O
WW .100Y.C M.TW
0.8 PT H -> L
Y W
WW .100Y.C M.TW
PT L -> H
W O
PT L -> H W
W .10.700 O M.T PT H -> L
W O WW .C
WW .100Y.C Supply WW .104.5 0Y.C 4.75M.TW 04.50Y 4.75 M .TW
0.7 0.7 5 5.25 5.5
W
.TVoltage
4.5 4.75 5 5.25 5 5.5
5.25 5.5 .1 Supply Voltage (V)
M W O Supply Voltage (V) W O
W CO WW .100Y.C M.TW
(V)
WW .100Y.Normalized .T W WW .100Y.C M.TW
OMTpd vs. Temperature W O Tsu vs. Temperature W O Tco vs. Temperature
W WW .100Y.C M.TW
Normalized
WW .100Y.C M.TW
Normalized
WW .100Y.C M.TW 1.3 1.3 1.3
W O W O
W
WW .100Y.C M.TW
O 1.2
WW .100Y.C M.TW WW .100Y.C M.TW 1.2 1.2
W W . C O
Y W
Normalized Tpd
1.1 1.1
.1
Normalized Tsu
Normalized Tco
1.1
W 00 .T 1 1
W .100 M.T W.1 Y.COM W
1
WW .100Y W W .100 M.T
W 0.9
00 .T 0.9
W.1 Y.COM W
0.9
W O M.T W .C O W
WW .100Y.C M.TW 0.8
WW .100Y M.T
W W 0.8
.100 M.T 0.8
W O W O W W .C O
WW .100Y.C M.TW 0.7
WW .100Y.C M.TW W 0.7
.100
Y
M.T
W 0.7
-50 -25 0 25
W
50 75
O
100 125 -55
W -25 0
C O
25 50 75 100 125 -55 -25 0 25 50 75 100 125
W O (°C)
WW Ambient .C (°C) .TW WW Ambient Y. (°C).TW
WW .100Y.C M.TW 00Y 100Temperature
Ambient Temperature Temperature
. 1
WTpd vs. Output O M W . O M
Wvs. # of Outputs
Delta Tpd
.C O
Switching
W Y .C W W W 0 Y .C W
W W
. 10
00Y M .TW W Delta
W . 100
Loading
O M .T 10
W .10
Normalized Icc vs. Vcc
O M.T 1.3
W O WW .100Y. C
W O
8
W O 1.2
W
WW .100Y.C M.TW
-1
O
WW 00Y.CO .TW
6 1.1
WW 00Y.CO .TW
Delta Tpd (ns)
O
Delta Tpd (ns)
Normalized Icc
W W Y .C W W
W 00 .T W .1 M
W.1 Y.COM W W.1 Y.COM W WW 00Y.CO .TW
4 1
W W W 00 .T W
W -2
W .100 O M.T W.1 Y.COM W 2
W W.1 Y.COM W 0.9
.C W W 00 .T
WW .100Y M.T
W W .100 M.T 0
W.1 Y.COM W
W O W W .C O W
0.8
WW .100Y.C M.TW
-3 W .100
Y
M.T
W -2
W
W .100 OM
.T
W O W W .C O W Y .C W
0.7
W 0
.C
Max. - 8 Max. - 4
.TW Output Loading

Max.
00Y .TW
0
W
100
.100
200 300
M.T
400 4.5 4.75 5 5.25 5.5
# of W
Outputs
. 1 00Y M
WCapacitance
W . 1(pf) O M Supply Voltage (V)
W C O
W O
WW .100Y.C M.TW Normalized IccWvs. Temperature
W Y. .TW
Wvs.WVOL .100Y.C M.TW
IOL IOH vs. VOH W . 100 O M
W O
W O
250 -150
WW .100Y.C M.TW
1.3
W W .C O
W WW 00Y.CO .TW W WW 00Y.CO .TW Icc vs. Temperature
200
W 00 Y .T W .1 M
1.2
Isb vs. Temperature

W W 00
-100
.T W
W .100 M.T W.1 Y.COM
1.1
W.1 Y.COM W
Normalized Icc
150
IOH (mA)
IOL (mA)
W .C O W W
WW .100Y W W .100 M.T
W 00 .T
W O M.T W .C O W W.1 Y.COM 1
WW .100Y.C M.TW WW .100Y W W .100

100
W O W
-50
O M.T W W .C OM 0.9
. C W Y . C W W 0 Y
50 WW .100Y M.T
W W .100 M.T W.1
0
W O W W .C O W 0.8
WW .100Y.C M.TW W .100

Y
M.T
W W
0
W O W C O
WW .100Y.
0
WW .100Y.C M.TW
0.7
0 1 2 3 4 0 W
.TTemperature
1 2 3 4 -55 -25 0 25 50 75 100 125
VOL (V)
W O VOH (V) W O M
Ambient (°C)

W O W
WW .100Y.C M.TW WW
W O 14
WW .100Y.C M .TW
W O
WW .100Y.C

36 Lattice Gal18v10

Загружено:

Сведения о документе

Авторское право

Доступные форматы

Поделиться этим документом

Поделиться или встроить документ

Параметры публикации

Этот документ был вам полезен?

Это неприемлемый материал?

Авторское право:

Доступные форматы

36 Lattice Gal18v10

Загружено:

Авторское право:

Доступные форматы

O

OM WW 00Y.CO .TW WW 00Y.CO .TW I/O/Q

W.1 Control OM W CO WW 00Y.CO I/O/Q

design flexibility by allowing the W .100 LogicOMacrocell

WW .100Y .C W W 115 .100GAL18V10M B-1.5TLJ 0

WW 00Ylogic, .COeach .OLMC

W.1 Y.COM W S1 WW .CO .TW

W 00PT L->H M.T 1 . 1 M

WW .100Y.C M.TW 1.1

WW 00Y.CO .TW WW 00Y.CO .TW

WW .100Y.C M.TW WW .100Y.C M.TW

W 00 .T W.1 RISE Y.COM W .1 M

Delta Tco (ns)

W O M.T W . C O W W.1 Y.COM

WW .100Y.C M.TW M.T

WW 00Y.CO .TW 0.75WW .100Y.C M.TW WW .100Y.C M.TW 4 4.75

WW .100Y.C M.TW WW .100Y.C M.TW

WW 00Y.CO .TW WW 00Y.CO .TW

W W.1 Y.COM W 0.25

WW .100Y.C M.TW Iol (mA)

W 00 .T W.1 Y.COM W .1 M 1.2

W W.1 Y.COM W W W WW 00Y.CO .TW

.TW Output Loading

W.1 Y.COM W W W.1 Y.COM W WW 00Y.CO .T

WW .100Y.C M.TW WW .100Y W W .100

WW .100Y.C M.TW W .100

WW .100Y.C M.TW WW .100Y.C

Вам также может понравиться