/////////////////////////////////////////////////////////////////

// Generated by DFTAdvisor at Thu Feb 12 10:36:00 2009 //

/////////////////////////////////////////////////////////////////

// Save the Log //

/////////////////////////////////////////////////////////////////

set_context patterns -scan

read_verilog /hdd2/home/mohanr/atpg_labs/stuck_at/EDT/c2/inputs/netlist/c21.v

/////////////////////////////////////////////////////////////////

// FastScan Version //

/////////////////////////////////////////////////////////////////

set_current_design s38584

dofile /hdd2/home/mohanr/atpg_labs/stuck_at/EDT/c2/inputs/dofile/c21.dofile

/////////////////////////////////////////////////////////////////

// Check the Contention //

/////////////////////////////////////////////////////////////////

set contention check capture_clock -atpg

//add_nofaults -module s38584_edt

/////////////////////////////////////////////////////////////////

// report Primary inputs all //

/////////////////////////////////////////////////////////////////

set system mode atpg

/////////////////////////////////////////////////////////////////

// Verify there are no DRC violations. //

/////////////////////////////////////////////////////////////////

report drc rules

/////////////////////////////////////////////////////////////////

// Define the Fault Model //

/////////////////////////////////////////////////////////////////

set fault type stuck

/////////////////////////////////////////////////////////////////

// Add All Faults //

/////////////////////////////////////////////////////////////////

add faults -all

/////////////////////////////////////////////////////////////////

// Run //
/////////////////////////////////////////////////////////////////

analyze_compression

create_patterns

set_fault_sampling 10

/////////////////////////////////////////////////////////////////

// Report //

/////////////////////////////////////////////////////////////////

report drc rules

report environment

report scan cells > /hdd2/home/mohanr/atpg_labs/stuck_at/EDT/c2/outputs/report/scan_cells.rpt

report scan chains > /hdd2/home/mohanr/atpg_labs/stuck_at/EDT/c2/outputs/report/scan_chains.rpt

report patterns > /hdd2/home/mohanr/atpg_labs/stuck_at/EDT/c2/outputs/report/patterns.rpt

/////////////////////////////////////////////////////////////////

// Write Faults //

/////////////////////////////////////////////////////////////////

write faults /hdd2/home/mohanr/atpg_labs/stuck_at/EDT/c2/outputs/report/DET.faults.rpt -r -c DS -c

DI -c RE -c UU -c TI -c BL

write faults /hdd2/home/mohanr/atpg_labs/stuck_at/EDT/c2/outputs/report/UDET.faults.rpt -r -c AU -c

UO -c UC

/////////////////////////////////////////////////////////////////

// Save Patterns //

/////////////////////////////////////////////////////////////////
// chain Test serial Pattern

write_patterns /hdd2/home/mohanr/atpg_labs/stuck_at/EDT/c2/outputs/patterns/chaintest_serial.v -
pattern_sets chain -verilog -serial -replace

// scan capture patterns

write_patterns
/hdd2/home/mohanr/atpg_labs/stuck_at/EDT/c2/outputs/patterns/scan_or_capture_serial.v -
pattern_sets scan -verilog -serial -replace

// chain Test parallel Pattern

write_patterns /hdd2/home/mohanr/atpg_labs/stuck_at/EDT/c2/outputs/patterns/chaintest_parallel.v
-pattern_sets chain -verilog -parallel -replace

// scan capture parallel patterns

write_patterns
/hdd2/home/mohanr/atpg_labs/stuck_at/EDT/c2/outputs/patterns/scan_or_capture_parallel.v -
pattern_sets scan -verilog -parallel -replace

write_patterns
/hdd2/home/mohanr/atpg_labs/stuck_at/EDT/c2/outputs/patterns/scan_or_capture.wgl -
pattern_sets scan -wgl -parallel -replace

write_patterns /hdd2/home/mohanr/atpg_labs/stuck_at/EDT/c2/outputs/patterns/scan_or_capture.stil
-pattern_sets scan -stil -parallel -replace

write_patterns
/hdd2/home/mohanr/atpg_labs/stuck_at/EDT/c2/outputs/patterns/scan_or_capture.ascii -
pattern_sets scan -ascii -parallel -replace

/////////////////////////////////////////////////////////////////

// Exit //

/////////////////////////////////////////////////////////////////

//Exit