Вы находитесь на странице: 1из 37

5 4 3 2 1

BACH SVT Schematic Block Diagram

D
3V/5V D

PAGE 29

LPDDR3 LPDDR3 Channel A&B EDP


PAGE 17‐19 LCD PAGE 24
1600MHz
1.05V
LPC SPI PAGE 29
80 Port PAGE 33 SPI BIOS PAGE 10

SATA/PCIE 0.6V/1.2V
NGFF SSD PAGE 21 USB2.0
CAMERA PAGE 24
PAGE 29

I2C
TOUCH PAD PAGE 26 I2C
TOUCHPANEL PAGE 24 1.5V

USB2.0 PAGE 29

Left IO Board DC‐IN CONNECTOR PAGE 30


Broadwell MCP
USB3.0 Port2 + USB2.0 Port1 PAGE 2‐‐15 SWITCH POWER
USB3.0
Right IO Board
C C

PAGE 31

HDA
HDMI ALC286 HP/MIC COMBO JACK
MICRO HDMI PS8407A
WALKPORT
PCIE3 for WiFi & USB2.0 Port5 for BT
USB3.0 Port4 + USB2.0 Port2 WiFi/BT Module PAGE 29
CARD READER GL3213

USB3.0 Port3 + USB2.0 Port0 CPU_CORE
USB Charge USB3.0

2nd G‐SENSOR I2C PAGE 32


PAGE 23
USB2.0

LPC BUS FAN
CHARGER
Sensor Board PAGE 30

PWM
e‐Compass/G‐SENSOR I2C
EC
SMBUS
B
PAGE 23 B

GYRO I2C
Battery PAGE 33

ALS I2C
KB WIN8 BTN PAGE 24
PAGE 33

A A

LENOVO.CRDN
Title
BROADWELL Block Diagram
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Tuesday, July 29, 2014 Sheet 1 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents

5 4
www.vinafix.com 3 2
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

1
5 4 3 2 1

D D

U1A BDWL_Y_LPDDR3_EDS

AD17
EDP_TXN0 EDP_TX0_DN 24
AD25 DDI AC17 +VCCIOA_OUT
DDI1_TXN_0 EDP_TXP0
eDP EDP_TX0_DP 24
AC25 AG18
DDI1_TXP_0 EDP_TXN1 EDP_TX1_DN 24
AD26 AE18
DDI1_TXN_1 EDP_TXP1 EDP_TX1_DP 24
AC26 AD18
DDI1_TXP_1 EDP_TXN2 EDP_TX2_DN 24
AG25 AC18
DDI1_TXN_2 EDP_TXP2 EDP_TX2_DP 24
AE25 AA17
DDI1_TXP_2 EDP_TXN3 EDP_TX3_DN 24
AG26 W17
DDI1_TXN_3 EDP_TXP3 EDP_TX3_DP 24
AE26 EDP_COMP R1 1 2 24.9_0402_1%
DDI1_TXP_3
33 HDMI_DATA2_DN AD22
AC22 DDI2_TXN_0
33 HDMI_DATA2_DP DDI2_TXP_0
33 HDMI_DATA1_DN AG22 AG16
DDI2_TXN_1 EDP_AUXN EDP_AUX_DN 24
33
33
HDMI_DATA1_DP
HDMI_DATA0_DN
AE22
AD21 DDI2_TXP_1
DDI2_TXN_2
EDP_AUXP
AE17
EDP_AUX_DP 24 COMPENSATION PU FOR DP
33 HDMI_DATA0_DP AC21
AG21 DDI2_TXP_2 AP41 EDP_COMP
33 HDMI_CLK_DN DDI2_TXN_3 EDP_RCOMP
33 HDMI_CLK_DP AE21 Y21 DP_UTIL TESTPAD TP4 1
C DDI2_TXP_3 EDP_DISP_UTIL C

1 OF 20

BWY_LPDDR_EDS_22
REV = 1

B B

A A

LENOVO.CRDN
Title
BROADWELL MCP (DDI,EDP)
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 2 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

U1D BDWL_Y_LPDDR3_EDS
18 M_B_DQ[63:0]
BDWL_Y_LPDDR3_EDS
U1C M_B_DQ0 BK3 AW6
17 M_A_DQ[63:0] SB_DQ0 SB_CK_N_0 M_B_CLK_DDR0_DN 18,19
M_B_DQ1 BK5 AW4
D SB_DQ1 SB_CK0 M_B_CLK_DDR0_DP 18,19 D
M_B_DQ2 BG6 AP11
SB_DQ2 SB_CK_N_1 M_B_CLK_DDR1_DN 18,19
M_A_DQ0 CT17 CG4 M_B_DQ3 BJ2 AP9
SA_DQ0 SA_CLK_N_0 M_A_CLK_DDR0_DN 17,19 SB_DQ3 SB_CK1 M_B_CLK_DDR1_DP 18,19
M_A_DQ1 CV17 CG2 M_B_DQ4 BJ4
SA_DQ1 SA_CLK0 M_A_CLK_DDR0_DP 17,19 SB_DQ4 DDR Channel B
M_A_DQ2 CN14 CC4 M_B_DQ5 BJ6 BA2
SA_DQ2 DDR Channel A SA_CLK_N_1 M_A_CLK_DDR1_DN 17,19 SB_DQ5 SB_CKE0 M_B_CKE0 18,19
M_A_DQ3 CP15 CC6 M_B_DQ6 BG2 BA4
SA_DQ3 SA_CLK1 M_A_CLK_DDR1_DP 17,19 SB_DQ6 SB_CKE1 M_B_CKE1 18,19
M_A_DQ4 CN16 M_B_DQ7 BG4 AR8
SA_DQ4 SB_DQ7 SB_CKE2 M_B_CKE2 18,19
M_A_DQ5 CR16 CH11 M_B_DQ8 BF3 AP5
SA_DQ5 SA_CKE0 M_A_CKE0 17,19 SB_DQ8 SB_CKE3 M_B_CKE3 18,19
M_A_DQ6 CM13 CH9 M_B_DQ9 BF5
SA_DQ6 SA_CKE1 M_A_CKE1 17,19 SB_DQ9
M_A_DQ7 CV15 CA12 M_B_DQ10 BC6 AR10
SA_DQ7 SA_CKE2 M_A_CKE2 17,19 SB_DQ10 SB_CS_N_0 M_B_CS0_N 18,19
M_A_DQ8 CT13 CA10 M_B_DQ11 BE2 AT11
SA_DQ8 SA_CKE3 M_A_CKE3 17,19 SB_DQ11 SB_CS_N_1 M_B_CS1_N 18,19
M_A_DQ9 CP13 M_B_DQ12 BE4
M_A_DQ10 CP10 SA_DQ9 CA4 M_B_DQ13 BE6 SB_DQ12 AU10
SA_DQ10 SA_CS_N_0 M_A_CS0_N 17,19 SB_DQ13 SB_ODT0 M_B_ODT0 18,19
M_A_DQ11 CM10 CA2 M_B_DQ14 BC2
SA_DQ11 SA_CS_N_1 M_A_CS1_N 17,19 SB_DQ14
M_A_DQ12 CN12 M_B_DQ15 BC4 BA10
SA_DQ12 SB_DQ15 SB_CAB3 M_B_CAB3 18,19
M_A_DQ13 CV13 CA6 M_B_DQ16 BE10 AW12
SA_DQ13 SA_ODT0 M_A_ODT0 17,19 SB_DQ16 SB_CAB2 M_B_CAB2 18,19
M_A_DQ14 CV10 M_B_DQ17 BC10 AW10
SA_DQ14 SB_DQ17 SB_CAB1 M_B_CAB1 18,19
M_A_DQ15 CT10 CE2 M_B_DQ18 BE8
SA_DQ15 SA_CAB3 M_A_CAB3 17,19 SB_DQ18
M_A_DQ16 CT25 CE4 M_B_DQ19 BC8 AY11
SA_DQ16 SA_CAB2 M_A_CAB2 17,19 SB_DQ19 SB_CAB4 M_B_CAB4 18,19
M_A_DQ17 CP25 CC8 M_B_DQ20 BF11 BA12
SA_DQ17 SA_CAB1 M_A_CAB1 17,19 SB_DQ20 SB_CAB6 M_B_CAB6 18,19
M_A_DQ18 CN22 M_B_DQ21 BC12 AU2
SA_DQ18 SB_DQ21 SB_CAA5 M_B_CAA5 18,19
M_A_DQ19 CP23 CB5 M_B_DQ22 BE12
SA_DQ19 SA_CAB4 M_A_CAB4 17,19 SB_DQ22
M_A_DQ20 CN24 CC2 M_B_DQ23 BF9 AT9
SA_DQ20 SA_CAB6 M_A_CAB6 17,19 SB_DQ23 SB_CAB9 M_B_CAB9 18,19
M_A_DQ21 CV25 CF11 M_B_DQ24 BJ12 AR4
SA_DQ21 SA_CAA5 M_A_CAA5 17,19 SB_DQ24 SB_CAB8 M_B_CAB8 18,19
M_A_DQ22 CV23 M_B_DQ25 BG12 AU8
SA_DQ22 SB_DQ25 SB_CAB5 M_B_CAB5 18,19
M_A_DQ23 CT23 CE8 M_B_DQ26 BJ8 AR6
SA_DQ23 SA_CAB9 M_A_CAB9 17,19 SB_DQ26 NOTUSED
M_A_DQ24 CN20 CE12 M_B_DQ27 BJ10 AT5
SA_DQ24 SA_CAB8 M_A_CAB8 17,19 SB_DQ27 NOTUSED
M_A_DQ25 CN18 CF5 M_B_DQ28 BG8 AT3
SA_DQ25 SA_CAB5 M_A_CAB5 17,19 SB_DQ28 SB_CAA0 M_B_CAA0 18,19
M_A_DQ26 CT21 CE10 M_B_DQ29 BG10 BA8
SA_DQ26 NOTUSED4 SB_DQ29 SB_CAA2 M_B_CAA2 18,19
M_A_DQ27 CT19 CG8 M_B_DQ30 BK9 AY3
SA_DQ27 NOTUSED3 SB_DQ30 SB_CAA4 M_B_CAA4 18,19
M_A_DQ28 CP19 CG6 M_B_DQ31 BK11 AW2
SA_DQ28 SA_CAA0 M_A_CAA0 17,19 SB_DQ31 SB_CAA3 M_B_CAA3 18,19
M_A_DQ29 CP21 CH3 M_B_DQ32 AM1 AY5
SA_DQ29 SA_CAA2 M_A_CAA2 17,19 SB_DQ32 SB_CAA1 M_B_CAA1 18,19
M_A_DQ30 CV19 CE6 M_B_DQ33 AH2 AY9
SA_DQ30 SA_CAA4 M_A_CAA4 17,19 SB_DQ33 SB_CAB7 M_B_CAB7 18,19
M_A_DQ31 CV21 CB9 M_B_DQ34 AJ3 AU4
SA_DQ31 SA_CAA3 M_A_CAA3 17,19 SB_DQ34 SB_CAA7 M_B_CAA7 18,19
M_A_DQ32 BU2 CC12 M_B_DQ35 AM5 AU6
SA_DQ32 SA_CAA1 M_A_CAA1 17,19 SB_DQ35 SB_CAA6 M_B_CAA6 18,19
M_A_DQ33 BW2 CF3 M_B_DQ36 AM3 AW8
SA_DQ33 SA_CAB7 M_A_CAB7 17,19 SB_DQ36 SB_CAB0 M_B_CAB0 18,19
M_A_DQ34 BW6 CG12 M_B_DQ37 AJ1 BA6
SA_DQ34 SA_CAA7 M_A_CAA7 17,19 SB_DQ37 SB_CAA9 M_B_CAA9 18,19
M_A_DQ35 BU4 CH5 M_B_DQ38 AJ5 AR2
SA_DQ35 SA_CAA6 M_A_CAA6 17,19 SB_DQ38 SB_CAA8 M_B_CAA8 18,19
C M_A_DQ36 BW4 CB3 M_B_DQ39 AH4 C
SA_DQ36 SA_CAB0 M_A_CAB0 17,19 SB_DQ39 M_B_DQS_DN[7:0] 18
M_A_DQ37 BT3 CF9 M_B_DQ40 AG3 BH5 M_B_DQS_DN0
SA_DQ37 SA_CAA9 M_A_CAA9 17,19 SB_DQ40 SB_DQSN0
M_A_DQ38 BU6 CG10 M_B_DQ41 AG1 BD5 M_B_DQS_DN1
SA_DQ38 SA_CAA8 M_A_CAA8 17,19 SB_DQ41 SB_DQSN1
M_A_DQ39 BT5 M_B_DQ42 AD2 BD11 M_B_DQS_DN2
SA_DQ39 M_A_DQS_DN[7:0] 17 SB_DQ42 SB_DQSN2
M_A_DQ40 BN2 CU16 M_A_DQS_DN0 M_B_DQ43 AE3 BH11 M_B_DQS_DN3
M_A_DQ41 BR2 SA_DQ40 SA_DQSN0 CR12 M_A_DQS_DN1 M_B_DQ44 AE1 SB_DQ43 SB_DQSN3 AK2 M_B_DQS_DN4
M_A_DQ42 BN6 SA_DQ41 SA_DQSN1 CR24 M_A_DQS_DN2 M_B_DQ45 AG5 SB_DQ44 SB_DQSN4 AF2 M_B_DQS_DN5
M_A_DQ43 BN4 SA_DQ42 SA_DQSN2 CR20 M_A_DQS_DN3 M_B_DQ46 AD4 SB_DQ45 SB_DQSN5 AK8 M_B_DQS_DN6
M_A_DQ44 BR6 SA_DQ43 SA_DQSN3 BV3 M_A_DQS_DN4 M_B_DQ47 AE5 SB_DQ46 SB_DQSN6 AF8 M_B_DQS_DN7
SA_DQ44 SA_DQSN4 SB_DQ47 SB_DQSN7 M_B_DQS_DP[7:0] 18
M_A_DQ45 BR4 BP3 M_A_DQS_DN5 M_B_DQ48 AM9
M_A_DQ46 BM5 SA_DQ45 SA_DQSN5 BV9 M_A_DQS_DN6 M_B_DQ49 AM7 SB_DQ48 BH3 M_B_DQS_DP0
M_A_DQ47 BM3 SA_DQ46 SA_DQSN6 BP9 M_A_DQS_DN7 M_B_DQ50 AH8 SB_DQ49 SB_DQSP0 BD3 M_B_DQS_DP1
SA_DQ47 SA_DQSN7 M_A_DQS_DP[7:0] 17 SB_DQ50 SB_DQSP1
M_A_DQ48 BT11 M_B_DQ51 AJ9 BD9 M_B_DQS_DP2
M_A_DQ49 BU10 SA_DQ48 CT15 M_A_DQS_DP0 M_B_DQ52 AM11 SB_DQ51 SB_DQSP2 BH9 M_B_DQS_DP3
M_A_DQ50 BW12 SA_DQ49 SA_DQSP0 CU12 M_A_DQS_DP1 M_B_DQ53 AJ7 SB_DQ52 SB_DQSP3 AK4 M_B_DQS_DP4
M_A_DQ51 BW10 SA_DQ50 SA_DQSP1 CU24 M_A_DQS_DP2 M_B_DQ54 AJ11 SB_DQ53 SB_DQSP4 AF4 M_B_DQS_DP5
M_A_DQ52 BW8 SA_DQ51 SA_DQSP2 CU20 M_A_DQS_DP3 M_B_DQ55 AH10 SB_DQ54 SB_DQSP5 AK10 M_B_DQS_DP6
M_A_DQ53 BU8 SA_DQ52 SA_DQSP3 BV5 M_A_DQS_DP4 M_B_DQ56 AE11 SB_DQ55 SB_DQSP6 AF10 M_B_DQS_DP7
M_A_DQ54 BU12 SA_DQ53 SA_DQSP4 BP5 M_A_DQS_DP5 M_B_DQ57 AG7 SB_DQ56 SB_DQSP7
M_A_DQ55 BT9 SA_DQ54 SA_DQSP5 BV11 M_A_DQS_DP6 M_B_DQ58 AE7 SB_DQ57
M_A_DQ56 BN8 SA_DQ55 SA_DQSP6 BP11 M_A_DQS_DP7 M_B_DQ59 AE9 SB_DQ58
M_A_DQ57 BR8 SA_DQ56 SA_DQSP7 M_B_DQ60 AG11 SB_DQ59
M_A_DQ58 BN12 SA_DQ57 AP13 M_B_DQ61 AG9 SB_DQ60
SA_DQ58 SM_VREF_CA +V_DDR_CA_VREF 19 SB_DQ61
M_A_DQ59 BN10 AU14 M_B_DQ62 AD8
SA_DQ59 SM_VREF_DQ0 +V_DDR_VREFDQ0 19 SB_DQ62
M_A_DQ60 BR12 AT13 M_B_DQ63 AD10
SA_DQ60 SM_VREF_DQ1 +V_DDR_VREFDQ1 19 SB_DQ63
M_A_DQ61 BR10 CC14
M_A_DQ62 BM11 SA_DQ61 SM_VCCDDQG
M_A_DQ63 BM9 SA_DQ62
SA_DQ63

4 OF 20
3 OF 20
BWY_LPDDR_EDS_22
BWY_LPDDR_EDS_22 REV = 1
REV = 1

B B

A A

LENOVO.CRDN
Title
BROADWELL MCP ( PROCESSOR LPDDR3)
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 3 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

+3VAUX
+1.05V_VCCST

1
R12 1 2 10K_0402_5% SMC_WAKE_SCI_N +3VDX_SENSORHUB
@ R13 2 1 1K_0402_5% M.2_SSD_WAKE_N R9
R17 2 1 100K_0402_5% WIFI_WAKE_R_N U1J BDWL_Y_LPDDR3_EDS
1K_0402_5%
@ R22 2 1 100K_0402_5% NFC_PWR_EN
@ R32 2 1 100K_0402_5% GPIO58 R56 2 1 2.2K_0402_5% I2C0_SDA

2
@ R31 2 1 100K_0402_5% TOUCHPAD_EN CPU/MISC
J30 CG40 H_THRMTRIP_N R400 2 1 2.2K_0402_5% I2C0_SCL
31 GP76_USB3MPHYPC BMBUSY_N_USB3PHY_PC_GPIO76 THERMTRIP
C18 C34
33 M.2_WLAN_WAKE_CTRL_N GPIO8 RCIN_N_GPIO82 H_RCIN_N 22
+3VALW 1TP2 TESTPAD J14 E34
LAN_PHY_PWR_CTRL_GPIO12 SERIRQ INT_SERIRQ 22
ME_TLS_ENSTRAP K25 AB4 R11 2 1 49.9_0402_1%
BOARD_ID0 N26 GPIO15 PCH_OPI_RCOMP AJ14
R14 1 @ 2 10K_0402_5% SMC_WAKE_SCI_N 1TP60 TESTPAD H31 GPIO16 RSVD_AJ14 AL18
C22 GPIO17 RSVD_AL18 I2C0_SDA @ R23 2 1 0_0402_5%
D 31 NFC_PWR_EN GPIO24 I2C0_SDA_HUB 22 D
K17
22 SMC_WAKE_SCI_N GPIO27
M25 LPIO I2C0_SCL @ R25 2 1 0_0402_5%
33 PCH_NFC_RESET GPIO28 I2C0_SCL_HUB 22
B15 D40
33 NFC_IRQ_MGP5 GPIO26 GSPI0_CS_N__GPIO83 PCH_AUDIO_PWREN 31
G34 I2C0_SDA R72 2 1 0_0402_5%
GSPI0_CLK_GPIO84 USB2_CAM_PWREN 31 I2C0_SDA_TCD 26
1TP3 TESTPAD F25 L36
GPIO56 GSPI0_MISO_GPIO85 USB_CR_PWREN 33
R4631 @ 2 0_0402_5% 1TP59 TESTPAD F23 GPIO K33 GPIO86 I2C0_SCL R73 2 1 0_0402_5%
31 SENSHUB_PWR_EN GPIO57 GSPI0_MOSI_GPIO86 I2C0_SCL_TCD 26
+3VDX_TOUCHPANEL R3841 @ 2 0_0402_5% GPIO58 F15 L34
33 RF_KILL_N_WIFI_NGFF GPIO58 GSPI1_CS_N_GPIO87 TOUCHPANEL_EN 31
D15 M31 GPIO88 0_0402_5% 2 1 R21
33 RF_KILL_N_BT_NGFF GPIO59 GSPI1_CLK_GPIO88 PM_SLP_S0_N 9,22
R492 1 @ 2 0_0402_5% L18 F37 I2C0_SDA R33 2 @ 1 0_0402_5%
33 NFC_WAKE GPIO44 GSPI1_MISO_GPIO89 TOUCH_RST_N 24 I2C0_SDA_AUD 33
B29 H35
33 CODEC_IRQ GPIO47 GSPI_MOSI_GPIO90 SATA_PWR_EN 28,29
R7 2 1 100K_0402_5% TOUCH_PANEL_INTR_N_LS K29 M35 I2C0_SCL R36 2 @ 1 0_0402_5%
24 FPBACK GPIO48 UART0_RXD_GPIO91 I2C0_SCL_AUD 33
1TP6 TESTPAD B31 F39
+3V BOARD_ID1 F33 GPIO49 UART0_TXD_GPIO92 N43 BOARD_ID3
D29 GPIO50 UART0_RTS_N_GPIO93 N41 1
31 MPHY_PWREN HSIOPC_PCIEPHY_PC_GPIO71 UART0_CTS_N_GPIO94 TP8 TESTPAD
E14 P29 +3VDX_TOUCHPANEL
24 TOUCH_PANEL_INTR_N_LS GPIO13 UART1_RXD_GPIO0
R24 1 2 10K_0402_5% GP76_USB3MPHYPC M19 H38
22 EC_SENSOR_INT GPIO14 UART1_TXD_GPIO1
R26 2 1 100K_0402_5% MPHY_PWREN 1TP9 TESTPAD F17 N39
P23 GPIO25 UART1_RST_N_GPIO2 N30
33 WIFI_WAKE_R_N GPIO45 UART1_CTS_N_GPIO3
@ R28 2 1 100K_0402_5% PCH_AUDIO_PWREN L22 N36 I2C0_SDA R43 1 2 10K_0402_5% I2C1_SDA
31 TOUCHPAD_EN GPIO46 I2C0_SDA_GPIO4
@ R29 2 1 100K_0402_5% TOUCHPANEL_EN R42 I2C0_SCL
@ R30 2 1 100K_0402_5% SATA_PWR_EN D17 I2C0_SCL_GPIO5 J37 R44 1 2 10K_0402_5% I2C1_SCL
21
M.2_SSD_WAKE_N GPIO9 I2C1_SDA_GPIO6 I2C1_SDA 24
B17 M33
26 TOUCHPAD_INTR_N GPIO10 I2C1_SCL_GPIO7 I2C1_SCL 24
@ R37 2 1 100K_0402_5% GPIO88 E30 N34
21 SATA3_DEVSLP DEVSLP0_GPIO33 SDIO_CLK_GPIO64
R34 1 2 10K_0402_5% H_RCIN_N M.2_SDIO_WIFI_PWREN R36 H40
R35 2 1 8.2K_0402_5% INT_SERIRQ BOARD_ID2 K31 SDIO_POWER_EN_GPIO70 SDIO_CMD_GPIO65 R40 NGFF_SDIO_DAT0
R95 1 2 10K_0402_5% KBSMI_N J41 DEVSLP1_GPIO38 SDIO_D0_GPIO66 R38
22 KBSMI_N DEVSLP2_GPIO39 SDIO_D1_GPIO67
R18 2 1 1K_0402_5% GPIO81 A34 J39
33 PCH_BEEP SPKR_GPIO81 SDIO_D2_GPIO68 P31
+3V SDIO_D3_GPIO69
10 OF 20
BWY_LPDDR_EDS_22
@ R58 2 1 100K_0402_5% USB2_CAM_PWREN REV = 1

Boot BIOS Strap Bit


C
SPI(PCH) = PD (Default) C

LPC(EC) = PU
R50 2 1 1K_0402_5% GPIO86

Reboot on TCO Timer expiration


DISABLE = PU
+3V
ENABLE = PD (Default)

@ R57 2 1 1K_0402_5% GPIO81

TLS CONFIDENTIALITY STRAP


ENABLE = PU
+3VAUX
DISABLE = PD (Default)
+3.3V_1.8V_SDIO

@ R59 2 1 1K_0402_5% ME_TLS_ENSTRAP

R60 2 @ 1 100K_0402_5% M.2_SDIO_WIFI_PWREN

+3VAUX Top-Block Swap Override


B
+3.3V_1.8V_SDIO
ENABLE = PU B
DISABLE = PD (Default)
2

R61 @ R62 1 2 8.2K_0402_5% NGFF_SDIO_DAT0


10K_0402_5% @ R63 2 1 1K_0402_5%
@
1

ICC_EN_N R65 1 @ 2 M.2_WLAN_WAKE_CTRL_N


0_0402_5%
1

R67
1K_0402_5%
@ +3V
2

R68 R69 R70 R71


100K_0402_5% 100K_0402_5% 100K_0402_5% 100K_0402_5% BOARD_ID3 BOARD_ID2 BOARD_ID1 BOARD_ID0 Description
@ @ @ @
2

BOARD_ID0

BOARD_ID1 0 0 0 0 Samsung 8G

BOARD_ID2
1 0 0 0 Hynix 8G
BOARD_ID3
1

R75 R76 R77 1 1 0 0 Hynix 4G


100K_0402_5% 100K_0402_5% 100K_0402_5% R78
100K_0402_5%
0 0 1 0 Elpida 8G
2

1 0 1 0 Samsung 4G
A A

0 1 1 0 Elpida 4G
LENOVO.CRDN
Title
BROADWELL MCP ( PCIE USB GPIO)
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 4 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

D D
U1K BDWL_Y_LPDDR3_EDS

AF40 W12
21 PCIE5_L0_RN PERN5_L0 USB2N0 USB_PN0 33 USB3.0 PORT (RIO)
AG41 V12
21 PCIE5_L0_RP PERP5_L0 USB2P0 USB_PP0 33
AU40 T9
21 PCIE5_L0_TN PETN5_L0 USB2N1 USB_PN1 33 USB3.0 PORT (LIO)
AU42 V10
21 PCIE5_L0_TP PETP5_L0 USB2P1 USB_PP1 33
AD40 Y10
21 PCIE5_L1_RN PERN5_L1 USB2N2 USB_PN2 33 CARDREADER
AE41 PCIE USB Y8
21 PCIE5_L1_RP PERP5_L1 USB2P2 USB_PP2 33
AW40 AB10
21 PCIE5_L1_TN PETN5_L1 USB2N3 USB_PN3 33
AW42 AA9 BT
NGFF PCIE SSD 21 PCIE5_L1_TP PETP5_L1 USB2P3 USB_PP3 33
AE43 W9
21 PCIE5_L2_RN PERN5_L2 USB2N4 USB_PN4 30 DC_IN USB2.0 PORT
AD42 W7
21 PCIE5_L2_RP PERP5_L2 USB2P4 USB_PP4 30
BA42 V8
21 PCIE5_L2_TN PETN5_L2 USB2N5 USB_PN5 24 TOUCHPANEL
BA40 T7
21 PCIE5_L2_TP PETP5_L2 USB2P5 USB_PP5 24
AF42 V6
21 PCIE5_L3_RN PERN5_L3 USB2N6 USB_PN6 24 CAMERA
AG43 T5
21 PCIE5_L3_RP PERP5_L3 USB2P6 USB_PP6 24
BB41 Y6
21 PCIE5_L3_TN PETN5_L3 USB2N7 USB_PN7 22 EC SENSOR HUB
BB43 W5
21 PCIE5_L3_TP PETP5_L3 USB2P7 USB_PP7 22
AD38 V4
33 PCIE3_WLAN_RX_DN PERN3 RSVD_V4
AC39 T3
33 PCIE3_WLAN_RX_DP PERP3 RSVD_T3
WIFI AY41 Y4
33 PCIE3_WLAN_TX_DN AY43 PETN3 RSVD_Y4 W3
33 PCIE3_WLAN_TX_DP PETP3 RSVD_W3
AH38
AH40 PERN4 AJ41
PERP4 USB3RN1 USB3_RX1_N 33
AM41 USB3_RX1_P 33
AV41 USB3RP1
AV43 PETN4 BG42 USB3.0 PORT (RIO)
C USB3_TX1_N 33 C
PETP4 USB3TN1 BG40
USB3TP1 USB3_TX1_P 33
33 USB3_RX3_N AF38
AE39 PERN1_USB3RN3 AM43
33 USB3_RX3_P PERP1_USB3RP3 USB3RN2 USB3_RX2_N 33
Card Reader AK42
USB3RP2 USB3_RX2_P 33
BD41 USB3.0 PORT (LIO)
33 USB3_TX3_N PETN1_USB3TN3
33 USB3_TX3_P BD43 BF41 USB3_TX2_N 33
PETP1_USB3TP3 USB3TN2 BF43
USB3TP2 USB3_TX2_P 33
AH42
AJ43 PERN2_USB3RN4
PERP2_USB3RP4 B13 R79 2 1 22.6_0402_1%
BC40 USBRBIAS D13 +3VAUX
BC42 PETN2_USB3TN4 USBRBIAS H13
PETP2_USB3TP4 RSVD_H13 F13
+1.05V_AUSB3PLL AT41 RSVD_F13
AT43 RSVD_AT41
R80 2 1 3.01K_0402_1% PCIE_RCOMP F41 RSVD_AT43 E18 USB_OC_N2 R81 1 2 10K_0402_5%
PCIE_RCOMP OC0_N_GPIO40 USB_OC_N0 33
C41 E22 USB_OC_N0 R82 1 2 10K_0402_5%
PCIE_IREF OC1_N_GPIO41 H21
OC2_N_GPIO42 USB_OC_N2 30
D21
OC3_N_GPIO43
11 OF 20

BWY_LPDDR_EDS_22
REV = 1

B B

A A

LENOVO.CRDN
Title
BROADWELL MCP ( PCIE USB GPIO)
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 5 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

10P_0402_50V8J
1 2 RTC_X1 RTC_VCC +3VALW

C4

2
2
R83 R84 D1 2 1 SDM10U45LP-7_DFN1006-2-2 VCCRTC
Y1 10M_0402_5% 1K_0402_5%
32.768KHZ_9PF_CM8V-T1A

1
BAT_D 2 1 SDM10U45LP-7_DFN1006-2-2
C6 D2 1
1 2 RTC_X2 C5

10P_0402_50V8J 1U_0402_10V6K
2

D D

VCCRTC

U1E BDWL_Y_LPDDR3_EDS
R85 2 1 1M_0402_5% SM_INTRUDER_N

RP2
SATA
I2S0_SCLK 1 8 RTC_X1 C9 V36
HDA_BCLK_I2S_SCLK 33 RTCX1 SATA_RN0_PERN6_L3 SATA_RN0 21
I2S0_SFRM 2 7 RTC_X2 C7 V38
I2S_MCLK
I2S0_TXD
3
4
6
5
HDA_SYNC_I2S_SFRM
HDA_RST_I2S_MCLK 33
33
SM_INTRUDER_N
PCH_INTVRMEN
J5
H6
RTCX2
INTRUDER
RTC
SATA_RP0_PERP6_L3
SATA_TN0_PETN6_L3
W43
AA43
SATA_RP0 21
SATA_TN0 21 SATA PORT0
HDA_SDO_I2S_TXD 33 INTVRMEN SATA_TP0_PETP6_L3 SATA_TP0 21
SRTC_RST_N D6
22_0804_8P4R_5% RTC_RST_N A8 SRTCRST T37
RTCRST SATA_RN1_PERN6_L2 T39
SATA_RP1_PERP6_L2 T43
I2S0_SCLK L6 Audio SATA_TN1_PETN6_L2 V42
I2S0_SFRM L4 HDA_BCLK_I2S0_SCLK SATA_TP1_PETP6_L2
I2S_MCLK J9 HDA_SYNC_I2S0_SFRM Y38
L10 HDA_RST_N_I2S_MCLK SATA_RN2_PERN6_L1 W39
33 HDA_SDI_I2S_RXD HDA_SDI0_I2S0_RXD SATA_RP2_PERP6_L1
L8 T41
I2S0_TXD N3 HDA_SDI1_I2S1_RXD SATA_TN2_PETN6_L1 W41
HDA_SDO_I2S0_TXD SATA_TP2_PETP6_L1

1
C252 N5
22P_0402 @ N7 HDA_DOCK_EN_N_I2S1_TXD W37
N9 HDA_DOCK_RST_N__I2S1_SFRM
SATA_RN3_PERN6_L0 Y36 +3V
I2S1_SCLK SATA_RP3_PERP6_L0

2
AB42
SATA_TN3_PETN6_L0 AA41
GND SATA_TP3_PETP6_L0
F29
SATA0GP_GPIO34 SSD_SATA_PCIE_DET 21
CM7 H29 GP35_SATAMPHYPC R377 1 2 10K_0402_5%
11,16 XDP_TRST_CPU_N PCH_TRST SATA1GP_SATAPHY_PC_GPIO35 GP35_SATAMPHYPC 31
CK17 D33 M.2_SSD_RST_N R97 1 @ 2 43K_0402_5%
16 PCH_JTAG_TCK PCH_TCK SATA2GP_GPIO36 M.2_SSD_RST_N 21
CL20 L26 TESTPAD TP111 +1.05V_ASATA3PLL SSD_SATA_PCIE_DET R98 1 @ 2 43K_0402_5%
16 PCH_JTAG_TDI PCH_TDI SATA3GP_GPIO37
CL18
16 PCH_JTAG_TDO PCH_TDO

2
CK15 JTAG L42
16 PCH_JTAG_TMS PCH_TMS SATA_IREF
C @ P17 R34 C
R99 PM_TEST_RST_N G26 RSVD_P17 RSVD_R34 R32 GP35_SATAMPHYPC R1001 @ 2 100K_0402_5%
RSVD_G26 RSVD_R32 2
51_0402_5% CL16 L44 R101 2 1 3.01K_0402_1%
16 PCH_TCK_JTAGX JTAGX SATA_RCOMP
C5 C30 R102 1 2 10K_0402_5% +3V C10
RSVD_C5 SATALED
1
0.01U_0201_10V6K
1

1
@ 5 OF 20
R103
BWY_LPDDR_EDS_22
+1.05VAUX 0_0402_5%
REV = 1
2

51_0402_5% 2 1 R104 PCH_JTAG_TMS


VCCRTC
51_0402_5% 2 1 R105 PCH_JTAG_TDI

51_0402_5% 2 @ 1 R106 PCH_JTAG_TDO


Integrated VRM STRAP
1K_0402_5% 2 @ 1 R107 PCH_TCK_JTAGX @ R108 2 1 330K_0402_5% PCH_INTVRMEN
ENABLE = PU

2
51_0402_5% 2 @ 1 R109 PM_TEST_RST_N
R110 DISABLE = PD (Default)
330K_0402_5%

1
ME RESET
R111 1 2 20K_0402_1%
1
SRTC_RST_N
SAVE ME = PU (Default)
C11
1U_0402_10V6K CLEAR ME = PD
2

B B

CMOS RESET
R112 1 2 20K_0402_1%
1
RTC_RST_N TESTPAD TP631
SAVE CMOS = PU (Default)
C12
1U_0402_10V6K CLEAR CMOS = PD
2

+1.5V_1.8V

FLASH DESCRIPTOR SECURITY OVERRIDE


R113 1 @ 2 1K_0402_5% I2S0_TXD
ENABLE = PU
DISABLE = PD (Default)

A A

LENOVO.CRDN
Title
BROADWELL MCP ( RTC AZLIA SATA PCH JTAG)
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 6 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

R114 2 1 1M_0402_5%

4
Y2
XTAL24_IN 1 3 XTAL24_OUT

24MHZ_8PF_EXS00A-CS07257

2
D D
+3V 1 1
RP3 C13 C14
1 8 PCIECLKREQ0_N 10P_0402_50V8J 10P_0402_50V8J
2 7 PCIECLKREQ1_N 2 2
3 6 CK_REQ_WLAN_N
4 5 PCIECLKREQ3_N

10K_8P4R_5%
R116 1 2 10K_0402_5% CK_REQ_SSD_N
R117 1 2 10K_0402_5% PCIECLKREQ5_N

U1F BDWL_Y_LPDDR3_EDS

AD29 Clock Signal


AC29 CLKOUT_PCIE_N0
PCIECLKREQ0_N B33 CLKOUT_PCIE_P0 AR44 XTAL24_IN
PCIECLKRQ0_N_GPIO18 XTAL24_IN AP45 XTAL24_OUT
AD30 XTAL24_OUT +1.05V_AXCK_LCPLL
AC30 CLKOUT_PCIE_N1 BK41
PCIECLKREQ1_N H25 CLKOUT_PCIE_P1 RSVD_BK41 BK43 RP4
PCIECLKRQ1_N_GPIO19 RSVD_BK43 A38 R115 2 1 3.01K_0402_1%
AE30 DIFFCLK_BIASREF MCP_TESTLOW1 1 8
33 CK_WLAN_DN CLKOUT_PCIE_N2 2
AG30 AC33 MCP_TESTLOW1 MCP_TESTLOW2 2 7
33 CK_WLAN_DP CLKOUT_PCIE_P2 TESTLOW_AC33
P25 AD33 MCP_TESTLOW2 C15 MCP_TESTLOW3 3 6
33 CK_REQ_WLAN_N PCIECLKRQ2_N_GPIO20 TESTLOW_AD33 N14 MCP_TESTLOW3 0.01U_0201_10V6K MCP_TESTLOW4 4 5
AC34 TESTLOW_N14 M15 MCP_TESTLOW4 1
AD34 CLKOUT_PCIE_N3 TESTLOW_M15 10K_8P4R_5%
C C
PCIECLKREQ3_N P27 CLKOUT_PCIEP3 K15 CK_LPC_0_R R118 1 2 22_0402_5%
PCIECLKRQ3_N_GPIO21 CLKOUT_LPC_0 CLK_PCI_LPC 22
L14 CK_LPC_1_R R119 1 2 22_0402_5%
CLKOUT_LPC_1 CLK_PCI_LPC_DEBUG 33
AE29
21 CK_SRC4_M.2_SSD_DN CLKOUT_PCIE_N4
AG29
21 CK_SRC4_M.2_SSD_DP CLKOUT_PCIE_P4
D35
21 CK_REQ_SSD_N PCIECLKRQ4_N_GPIO22
AG33 AE34
CLKOUT_PCIE_N5 CLKOUT_ITPXDP_P CK_PCIE_XDP_DP 16
AE33 AG34
CLKOUT_PCIE_P5 CLKOUT_ITPXDP_N CK_PCIE_XDP_DN 16
PCIECLKREQ5_N G30
PCIECLKRQ5_N_GPIO23

6 OF 20
BWY_LPDDR_EDS_22
REV = 1

B B

A A

LENOVO.CRDN
Title
BROADWELL MCP (CLK)
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 7 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

+3V
U1I BDWL_Y_LPDDR3_EDS

eDP Sideband
R120 1 @ 2 10K_0402_5% PCI_PIRQB_N 22,24 LCD_BL_PWM_PCH BM41
R122 1 @ 2 10K_0402_5% PCI_PIRQD_N BR42 EDP_BKLCTL BP43
24 LCD_BL_EN EDP_BKLEN DDPB_CTRLCLK
24 EDP_VDD_EN BN40 BN42
D
R126 1 2 10K_0402_5% SCI_N EDP_VDDEN DDPB_CTRLDATA BP41 D
DDPC_CTRLCLK HDMI_DDC_CLK 33
BR40
DDPC_CTRLDATA HDMI_DDC_DATA 33
R128 1 @ 2 10K_0402_5% PCI_PIRQC_N 33 M.2_WLAN_RST_CNTRL_R R413 1 @ 2 PCI_PIRQA_N K35
0_0402_5% PCI_PIRQB_N F31 PIRQA_N_GPIO77
PCI_PIRQC_N J34 PIRQB_N_GPIO78 Y26
PCI_PIRQD_N D38 PIRQC_N_GPIO79 DDPB_AUXN Y25
1TP12 B25 PIRQD_N_GPIO80 Display DDPC_AUXN W26
PME DDPB_AUXP W25
PCI DDPC_AUXP
1TP13 M29
L30 GPIO55 Y30
22 SCI_N GPIO52 DDPB_HPD
1TP56 GPIO54 F35 Y29
GPIO54 DDPC_HPD HDMI_HPD 33
1TP57 GPIO51 H33 W29
GPIO51 EDP_HPD EDP_HPD 24
1TP58 GPIO53 C39
GPIO53

9 OF 20
BWY_LPDDR_EDS_22
REV = 1

C C

B B

A A

LENOVO.CRDN
Title
BROADWELL MCP (DISPLAY SIDEBAND)
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 8 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

+3V

2
R130
10K_0402_5%

1
SYS_RESET_N

R131 1 @ 2 0_0402_5% SUSACK_N


D 22 PCH_SUSACK_N D

+3VAUX

+3V

2
R132 R133 U1H BDWL_Y_LPDDR3_EDS
10K_0402_5% 0_0402_5%
SUSACK_N D19 System Power Management G14 DSWODVREN PM_CLKRUN_N R134 2 1 8.2K_0402_5%
E26 SUSACK DSWVRMEN J7 DPWROK
16 SYS_RESET_N SYS_RESET DPWROK
1

1
R135 1 2 0_0402_5% SUS_PWR_ACK SYS_PWROK_R A22 F19 PCIE_WAKE_N_R R403 1 2 0_0402_5% +3VAUX
22 SUS_PWR_ACK_R SYS_PWROK WAKE PCIE_WAKE_N 21,22,33
R136 1 2 0_0402_5% SYS_PWROK_R PCH_PWROK F9
16,22 SYS_PWROK PCH_PWROK
R137 1 2 0_0402_5% PCH_PWROK APWROK J22 B35
22 PM_PCH_PWROK APWROK GPIO32_CLKRUN PM_CLKRUN_N 22
R138 1 @ 2 0_0402_5% PLT_RST_N_R M23 D25
PLTRST SUS_STAT_N_GPIO61 SUS_STAT_N 22
R139 1 2 0_0402_5% APWROK B27 PCIE_WAKE_N_R R140 1 2 10K_0402_5%
12,16 1.05V_PWRGD_R SUSCLK_GPIO62 SUS_CK 21,33
RSMRST_N F7 A18 TP14 1
SUS_PWR_ACK D8 RSMRST SLP_S5_N_GPIO63 SUS_STAT_N R160 1 @ 2 10K_0402_5%
M21 SUSWARN_N_SUSPWRDNACK_GPIO30 H19
16,22 PCH_PWRBTN_N PWRBTN SLP_S4 SUSC_N 22
DPWROK R142 1 2 0_0402_5% M17 N22
22 AC_PRESENT_R ACPRESENT_GPIO31 SLP_S3 SUSB_N 22
R144 1 2 0_0402_5% RSMRST_N H17 G18 TP15 1
22 PM_RSMRST_N 22 PM_BATLOW_N_R BATLOW_N_GPIO72 SLP_A
R145 1 2 10K_0402_5% SLP_S0_N G22 D27 @ R146 1 2 43.2K_0402_5% TP47 1 SUS_CK @ R143 2 1 1K_0402_5%
R370 1 @ 2 0_0402_5% J18 SLP_S0 SLP_SUS K19 TP16 1
22,33 NGFF_WIFI_PWR_EN SLP_WLAN_N_GPIO29 SLP_LAN
R147 1 @ 2 0_0402_5% SLP_S0_N
4,22 PM_SLP_S0_N

+3VAUX 8 OF 20
BWY_LPDDR_EDS_22
REV = 1
R148 2 1 8.2K_0402_5% PM_BATLOW_N_R
R149 1
R20 2 @
2 10K_0402_5%
1 100K_0402_5%
AC_PRESENT_R
NGFF_WIFI_PWR_EN ON DIE DSW VR ENABLE
VCCRTC ENABLE = PU (Default)
R150 1 @ 2 100K_0402_5% PM_PCH_PWROK DISABLE = PD
R151 1 @ 2 10K_0402_5% SYS_PWROK
C R152 2 1 330K_0402_5% DSWODVREN C
@ R153 2 1 330K_0402_5%

+3V

2
@
C251
0.1u_0201_10V6K
1
6

@ U93
Vcc

2
4 A 5 PLT_RST_N_R
16,21,22,24,33 PLT_RST_N Y NC 1
B
Gnd
2

R141 74AUP1G08GF_SOT891-6_1X1
3

100K_0402_5%
1

R163 1 2 0_0402_5%

B B

A A

LENOVO.CRDN
Title
BROADWELL MCP (PM)
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 9 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

+3VAUX +3VAUX_SPI

R527
D D
1 2

+3VAUX
0_0402_5%

U1G BDWL_Y_LPDDR3_EDS

P13 SMBUS SML0_CLK R155 2 1 1K_0402_5%


22,33 LPC_AD0 LAD0 LPC
M13 K21 GPIO11 0_0402_5% 2 @ 1 R376 SML0_DATA R156 2 1 1K_0402_5%
22,33 LPC_AD1 LAD1 SMBALERT_N_GPIO11 M.2_SSD_WAKE_CTRL_N 21
R14 P21 SMB_CLK SML0_ALERT_N R157 2 1 1K_0402_5%
22,33 LPC_AD2 LAD2 SMBCLK
K13 B21 SMB_DATA
22,33 LPC_AD3 LAD3 SMBDATA
+3VAUX_SPI P15 F21 SML0_ALERT_N
22,33 LPC_FRAME_N LFRAME SML0ALERT_N_GPIO60 P19 SML0_CLK 0_0402_5% 1 @ 2 R690
SML0CLK LAN_NFC_SM_CLK 33
B19 SML0_DATA 0_0402_5% 1 @ 2 R689 SMB_CLK R158 2 1 1K_0402_5%
SML0DATA LAN_NFC_SM_DATA 33
H8 SML1_ALERT_N SMB_DATA R159 2 1 1K_0402_5%
PCH_SCK C26 SML1ALERT_N_PCHHOT_N_GPIO73 C14 EC_SMB_CLK1 R161 2 1 1K_0402_5%
1 2 SPI_CLK SML1CLK_GPIO75 EC_SMB_CLK1 22
PCH_SCE0_N H27 A14 EC_SMB_DAT1 R162 2 1 1K_0402_5%
SPI_CS0 SML1DATA_GPIO74 EC_SMB_DAT1 22
C180 C16 1TP17 M27
10U_0402_6.3V6M 1TP18 K27 SPI_CS1
0.1u_0201_10V6K SPI_CS2SPI
2 1 PCH_SI D31
PCH_SO B23 SPI_MOSI D23 TP19 1 GPIO11 R374 1 @ 2 200K_0402_5%
PCH_WP_N F27 SPI_MISO C-Link CL_CLK
H23 TP20 1 SML1_ALERT_N R373 1 2 10K_0402_5%
U6 PCH_HOLD_N J26 SPI_IO2 CL_DATA K23 TP21 1
PCH_SCE0_N 1 8 SPI_IO3 CL_RST
PCH_SO_R 2 CS# VCC 7 PCH_HOLD_R_N
PCH_WP_R_N 3 SO(IO1) HOLD#(IO3) 6 PCH_SCK_R 7 OF 20
4 WP#(IO2) SCLK 5 PCH_SI_R
VSS SI(IO0) BWY_LPDDR_EDS_22
9
PAD_GND REV = 1

W25Q64FVZPIG_WSON8_6x5

+3V

C C
PCH_SMB_CLK_XDP R375 1 @ 2 10K_0402_5%
PCH_SMB_DAT_XDP R401 1 @ 2 10K_0402_5%

R164 2 1 33_0402_5% PCH_SCK_R


22 PCH_SCK
R165 1 @ 2 10K_0402_5%

PCH_SCE0_N +3VAUX +3V


22 PCH_SCE0_N
R166 1 @ 2 10K_0402_5%
U7
1 8
VCCA VCCB
R167 2 1 33_0402_5% PCH_SO_R SMB_CLK 2 7
22 PCH_SO A1 B1 PCH_SMB_CLK_XDP 16
R168 1 @ 2 10K_0402_5%
SMB_DATA 3 6
A2 B2 PCH_SMB_DAT_XDP 16
4 5
GND OE
R169 2 1 33_0402_5% PCH_SI_R
22 PCH_SI
R170 2 1 10K_0402_5% TXS0102DQER_1P4X1

B B
+3VAUX_SPI

R171 1 2 20K_0402_1%
PCH_WP_N R172 2 1 33_0402_5% PCH_WP_R_N

+3VAUX +3VDX_NFC

U16 @
1 8
VCCA VCCB
+3VAUX_SPI SML0_CLK 2 7 LAN_NFC_SM_CLK
A1 B1
SML0_DATA 3 6 LAN_NFC_SM_DATA
R174 2 1 20K_0402_1% A2 B2
PCH_HOLD_N R175 2 1 33_0402_5% PCH_HOLD_R_N 4 5
GND OE

TXS0102DQER_1P4X1

A A

LENOVO.CRDN
Title
BROADWELL MCP (LPC SPI SMB CLINK)
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 10 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

+1.05V_XDP
U1B BDWL_Y_LPDDR3_EDS
+VCCIO_OUT

1 TP22 CF41 CU40 XDP_TMS_CPU 51_0402_5% 2 @ 1 R177


PROC_DETECT PRDY XDP_PRDY_N 16
H_CATERR_N CH39 CR41
CATERR PREQ XDP_PREQ_N 16
R178 2 @ 1 49.9_0402_1% H_CATERR_N CK42 MISC XDP_TDI_CPU 51_0402_5% 2 @ 1 R179
D 22 PECI_EC PECI D
R176 1 2 10K_0402_5% H_CPUPWRGD CM41
PROC_TCK XDP_TCK 16
CN40 XDP_TDO_CPU 51_0402_5% 2 @ 1 R180
PROC_TMS_CN40 XDP_TMS_CPU 16
+1.05V_VCCST CR39
PROC_TRST XDP_TRST_CPU_N 6,16
THERMAL JTAG CU36
PROC_TDI XDP_TDI_CPU 16
R181 1 2 62_0402_1% H_CPUPWRGD CG42 CU38
PROCPWRGD PROC_TDO XDP_TDO_CPU 16
R182 1 2 56_0402_5% H_PROCHOT_R_N
22,29,30,32 H_PROCHOT_N
CM39
BPM_N_0 XDP_BPM0_R 16
R183 2 1 200_0402_1% SM_RCOMP_0 H_PROCHOT_R_N CH41 CN38
PROCHOT BPM_N_1 XDP_BPM1_R 16
PWR CK36 TP23 1
R184 1 2 120_0402_1% SM_RCOMP_1 BPM_N_2 CM37 TP24 1 XDP_TCK R185 1 2 51_0402_5%
BPM_N_3 CN36 TP25 1
R186 2 1 100_0402_1% SM_RCOMP_2 SM_RCOMP_0 CV7 BPM_N_4 CR35 TP26 1 XDP_TRST_CPU_N R187 1 @ 2 51_0402_5%
SM_RCOMP_1 CP7 SM_RCOMP0DDR3 BPM_N_5 CN34 TP27 1
SM_RCOMP_2 CT7 SM_RCOMP1 BPM_N_6 CR34 TP28 1
+3VAUX 1 TP29 AB2 SM_RCOMP2 BPM_N_7
DDR_PG_CTRL BL14 SM_DRAMRST
R188 2 @ 1 100K_0402_5% SM_PG_CNTL1
DDR_PG_CTRL_R R189 1 2 0_0402_5% DDR_PG_CTRL
R190 1 @ 2 0_0402_5% 2 OF 20

BWY_LPDDR_EDS_22
REV = 1

C C

+1.2VSUS +3V

2
2

C17
U8
1 6 0.1u_0201_10V6K R191
NC1 Vcc 1 220K_0402_5%
DDR_PG_CTRL_R 2 5
A NC2
1

3 4
GND Y DDR_VTT_PG_CTRL 29

74AUP1G07GF_SOT891-6_1X1
2

@
R193
2M_0402_5%
1

B B

A A

LENOVO.CRDN
Title
BROADWELL MCP (MISC THERM CPU JTAG)
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 11 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

+1.2VSUS

1 1 1 1 1 1 1 1 1 1
C18 C19 C20 C21 C22 C23 C24 C25 C26 C27 CPU_CORE
+1.2VSUS
10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M
2 2 2 2 2 2 2 2 2 2

2.2U_0402_6.3V6M

2.2U_0402_6.3V6M

2.2U_0402_6.3V6M

2.2U_0402_6.3V6M
U1L BDWL_Y_LPDDR3_EDS

D D
CJ32 BK45
CM33 RSVD_CJ32 VCC_BK45 CB41
RSVD_CM33 VCC_CB41 CA40
CT3 VCC_CA40 BY41
CY3 VDDQ_CT3 VCC_BY41 BW40
CB1 VDDQ_CY3 VCC_BW40 CY17
BV1 VDDQ_CB1 VCC_CY17 AY45
CF1 VDDQ_BV1 VCC_AY45 BB45
BA14 VDDQ_CF1 VCC_BB45 BD45
CPU_CORE CL1 VDDQ_BA14 VCC_BD45 BF45
CM3 VDDQ_CL1 VCC_BF45 BH45
CW1 VDDQ_CM3 VCC_BH45 BT45
AP1 VDDQ_CW1 VCC_BT45 BV45
AV1 VDDQ_AP1 VCC_BV45 BY45
BB1 VDDQ_AV1 VCC_BY45 CB45
VDDQ_BB1 VCC_CB45

1
BC14 CD45
CPU_CORE R194 BE14 VDDQ_BC14 VCC_CD45 CF45
0_0603_5% BF1 VDDQ_BE14 VCC_CF45 CM45
BK1 VDDQ_BF1 VCC_CM45 CN44
BP1 VDDQ_BK1 VCC_CN44 CR43
VDDQ_BP1 VCC_CR43

2
2
CR1 CR45
R233 VDDQ_CR1 VCC_CR45 CU44
100_0402_1% AV45 VCC_CU44 CV43
CJ28 VCC_AV45 VCC_CV43 CV45
RSVD_CJ28 VCC_CV45 CY19
VCC_CY19

1
CH45 CY21
32 VCC_SENSE VCC_SENSE VCC_CY21
AL16 CY23
R195 1 2 0_0402_5% H_VCCST_PWRGD_MCP BM43 RSVD_AL16 VCC_CY23 CY25
16 H_VCCST_PWRGD +VCCIO_OUT VCCIO_OUT VCC_CY25
AR40 CY27
+VCCIOA_OUT VCCIOA_OUT VCC_CY27
AL22 CY29
AK33 RSVD_AL22 VCC_CY29 CY31
H_VR_ENABLE CL14 RSVD_AK33 VCC_CY31 CY33
H_CPU_SVIDALRT_N CD43 RSVD_CL14 VCC_CY33 CY36
H_CPU_SVIDCLK CD41 VIDALERT VCC_CY36 CY38
VIDSCLK VCC_CY38
2

H_CPU_SVIDDAT CE40 CY42


R196 H_VCCST_PWRGD_MCP BU14 VIDSOUT VCC_CY42 CY44
CE42 VCCST_PWRGD VCC_CY44 BM45
1.5K_0402_5% 32 H_VR_ENABLE VR_EN VCC_BM45
C H_VR_READY CF43 BP45 C
VR_READY VCC_BP45 CA44
VCC_CA44
1

R197 1 2 0_0402_5% H_VR_READY BV41


32 IMVP_VR_CPU_OK VCC_BV41
CK40 BV43
16 FIVR_EN PWR_DEBUG VCC_BV43 BW44
1 TP30 CJ22 VCC_BW44 CY40
1 TP31 CK23 RSVD_TP_CJ22 VCC_CY40 CY13
1 TP51 CK27 RSVD_TP VCC_CY13 CY15
+1.05V +1.05V_VCCST 1 TP52 CL26 IVR_ERROR VCC_CY15 BW42
CK21 IST_TRIGGER VCC_BW42 BY43
L4 CL22 RSVD_CK21 VCC_BY43 CA42
2 1 CK25 RSVD_CL22 VCC_CA42 CB43
BLM15PX121SN1D_2P CM27 RSVD VCC_CB43
CK19 RSVD_CM27
+VCCIO_OUT +1.05V_VCCST CJ16 RSVD_CK19
1 1 RSVD_CJ16
C39 C40 CK31
RSVD_CK31
AJ20
22U_0402_4V6M

1U_0402_10V6K

L3 @
2 1 2 2 VCCST_AJ20
1 BLM15PX121SN1D_2P
@
C38 +1.05VAUX
4.7U_0402_6.3V6M
2
12 OF 20

2
BWY_LPDDR_EDS_22
REV = 1
R198
+1.05V_VCCST 10K_0402_1%

1
2

R199
75_0402_1%

2
2
1

R201 C41
U9 100K_0402_1% 0.068U_0201_10V6K
B
H_CPU_SVIDALRT_N R202 2 1 43_0402_5% R203 1 2 0_0402_5% 1.05V_PWRGD_LMV 4 3 1 B
VR_SVID_ALERT_N 32 9,16 1.05V_PWRGD_R VOUT -IN

1
+1.05V
2
+3VAUX GND
5 1 R205 2 1 1K_0402_5%
V+ +IN
R204 1 2 0_0402_5% H_CPU_SVIDCLK LMV7271MG-NOPB_SC70-5
32 VR_SVID_CLK
R206 1
C42
1 2

2.2U_0402_6.3V6M
+1.05V_VCCST 2
0_0402_5%
1
1

R207 C43
1U_0402_10V6K
130_0402_1% 2 +3VAUX
2

R208 1 2 0_0402_5% H_CPU_SVIDDAT


32 VR_SVID_DATA
2
C44
0.1u_0201_10V6K
1 +1.05V_VCCST

2
U10 R210
1 6 10K_0402_5%
NC1 Vcc
1.05V_PWRGD_R R211 2 1 2 5
A NC2

1
0_0402_5%
3 4 H_VCCST_PWRGD
GND Y
1 74AUP1G07GF_SOT891-6_1X1
A @ A
C45
10U_0402_6.3V6M
2
LENOVO.CRDN
Title
BROADWELL MCP (PROCESSOR POWER)
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 12 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

+1.05V
R213
R212
1 2 +1.05V_APLLOPI
1 2 +1.05V_AIDLE
0_0402_5% 1
1 +1.05V C47
0_0402_5%
C46 1U_0402_10V6K
1U_0402_10V6K 2
2 U1M BDWL_Y_LPDDR3_EDS
+1.05VDX_MODPHY AB38
VCCPCIEPHY_AB38 R217 R214
+1.05V_MPHY_PCIE W45
AA45 VCCPCIEPHY_W45 AC15 +3.3A_DSW_PRTCSUS 2 1 +1.05V_APLLOPI_IND 1 2 +1.05V_APLL
L7 1 2 +1.05V_MPHY_PCIE +1.05V_MPHY_SATA N45 VCCPCIEPHY VCCSUS3_3_RTC_AC15 AA15 +3.3A_RTCEXT
BLM15PX121SN1D_2P T45 VCCSATAPHY RTC VCCRTC V15 +VCCRTCEXT 0_0603_5%
VCCSATAPHY_T45 DCPRTC 1 1 0_0402_5% 1
1 2 2 AC45 C51 C52 C53
C48 C49 C50 @ +1.05V_ASATA3PLL +1.05V_MPHY_USB3 AD36 VCCUSB3PHY_AC45 A24 +3.3M_PSPI 47U_0603_4V 47U_0603_4V
D
1U_0402_10V6K 0.1u_0201_10V6K 0.1u_0201_10V6K AE45 VCCUSB3PHY_AD36 VCCSPI T25 @ @ 1U_0402_10V6K D
+1.05V_AUSB3PLL +1.05V_AIDLE T31 VCCUSB3PHY VCCSPI_T25 2 2 2
2 1 1 VCC1_05_PHY 2
AE15 +1.05M_FHV1
T33 MPHY SPI VCCASW C54
VCCSATA3PLL R215
+1.05VDX_SATAMODPHY T35 Y22 +1.05V_CORE_PCH 0.1u_0201_10V6K
VCCUSB3PLL VCC1_05_Y22 W22 1 1 2 +1.05V_AUSB
+1.05V_APLLOPI AK19 VCC1_05_W22 AJ16
L8 1 2 +1.05V_MPHY_SATA +1.05V_APLL AK29 VCCOPIPLL VCC1_05_AJ16 AH36
VCCHDAPLL VCC1_05_AH36 0_0402_5% 1
+1.5V_1.8V AG45 C55
2.2UH_CIG10W2R2MNC_20% +1.05A_USB3SUS U30 VCC1_05_AG45 AJ45
1 2 DCPSUS3 VCC1_05
C56 T17 1U_0402_10V6K
1U_0402_10V6K C57 W1 VCC1_05_T17 2
AA13 VCCHDA_W1 AG13 +PCH_VCCDSW
0.1u_0201_10V6K VCCHDA DCPSUSBYP
2 1 +1.05A_USB2SUS AG14 N1 +1.05M_ASW
DCPSUS2 VCCASW_N1

2
+1.05V_ASATA3PLL T1
+3.3A_PSUS U18 VCCASW_T1 W14 R216
+3.3A_DSW_P AA1 VCCSUS3_3 VCCASW_W14 +1.05V_AXCK_LCPLL
VCCDSW3_3_AA1 0_0402_5%
L9 1 2 AB14 U16 +1.05A_SUS_PCH
VCCDSW3_3_AB14 DCPSUS1

1
2.2UH_CIG10W2R2MNC_20% 1 1 1 +3.3V_PCORE A30 AJ32 +1.5V_ATS L10 1 2
C59 C60 C61 A28 VCC3_3_A30 VCCTS1_5 AB36 +3.3V_PTS +3.3V_1.8V_SDIO
VCC3_3_A28 VCCTS3_3_AB36 1
A26
22U_0402_4V6M

22U_0402_4V6M

1U_0402_10V6K C58 2.2UH_CIG10W2R2MNC_20% 1 1 1


@ T27 VCC3_3_A26 A32 1U_0402_10V6K C62 C63 C64
2 2 2 VCC3_3 VCCSDIO 47U_0603_4V 47U_0603_4V
+1.05V_AXCK_DCB AL37 T21 +1.05A_AOSCSUS 2 1U_0402_10V6K
+1.05VDX_USB3MODPHY +1.05V_AUSB3PLL +1.05V_AXCK_LCPLL AK35 VCCCLK4 DCPSUS4 2 2 2
+1.05V_F100 AL30 VCCACLKPLL AK17 +1.05V_AUSB
VCCCLK6 VCCUSB2PLL AE13 +1.05V_DUSB
L11 1 2 +1.05V_SSCFF AK31 VCC1_05_USB L12 1 2 +1.05V_AXCK_DCB
VCCCLK2
2.2UH_CIG10W2R2MNC_20% 1 1 1 +1.05V_SSCF100 AJ26 ICC 2.2UH_CIG10W2R2MNC_20% 1 1 1
C65 C66 C67 +1.05V_SSCF135 AL39 VCCCLK7 C68 C69 C70
+1.05VCLKF135 AJ28 VCCCLK5
22U_0402_4V6M

22U_0402_4V6M

1U_0402_10V6K 47U_0603_4V 47U_0603_4V


@ +1.05V_CLKF24NS AK23 VCCCLK3 1U_0402_10V6K
2 2 2 +3.3A_PSUS AL14 VCCCLK1 2 2 2
VCCSUS3_3_AL14

C652
C @ C
L13 1 2 +1.05V_MPHY_USB3 +3.3A_DSW_P 2 1 +PCH_VCCDSW L14 1 2 +1.05V_CORE_PCH
2.7A
2.2UH_CIG10W2R2MNC_20% 1 2 13 OF 20 BLM15PX330SN1D_2P
BWY_LPDDR_EDS_22 0.47U_0402_6.3V6K
1 1 2
C73 C74 REV = 1 R228 2 @ 1 0_0603_5% C71 C72 C75
1U_0402_10V6K 0.1u_0201_10V6K 10U_0402_6.3V6M 1U_0402_10V6K 0.1u_0201_10V6K
2 1 @
2 2 1

+1.05VAUX +3VAUX +1.5V

+1.05V
R218 R219
+3VAUX
1 2 +3.3A_PSUS 1 2 +1.5V_ATS
R357 R220
0_0402_5% 1 0_0402_5%
C76 1 2 +1.05V_F100 1 2 +3.3M_PSPI
L16 1 2 +1.05A_AOSCSUS

22U_0402_4V6M
2 0_0402_5% 1 0_0402_5% 2
2.2UH_CIG10W2R2MNC_20% 1 1 1 C77 C81
C78 C79 C80 +3VAUX +3V
47U_0603_4V 47U_0603_4V 1U_0402_10V6K 1U_0402_10V6K +1.05V 0.1u_0201_10V6K
R234 R222 2 1
2 2 2 1 2 +3.3A_DSW_P 1 2 +3.3V_PTS
R358 R223
+3VALW
2 1 2 +1.05V_SSCFF 1 2 +1.05M_FHV1
0_0402_5% 0_0402_5% C82
R366
@ R283 2 1 0_0402_5% 1 2
1 2 +1.05A_USB3SUS 0.1u_0201_10V6K 0_0402_5% C83 0_0402_5% C84
2 1
C85
0_0402_5% 1 1 1U_0402_10V6K 0.1u_0201_10V6K
C86 C87 0.1u_0201_10V6K 2 1
10U_0402_6.3V6M 1U_0402_10V6K 1
R359 R224
2 2 +3VAUX 1 2 +1.05V_SSCF100 1 2 +1.05M_ASW
R393
B R368 0_0402_5% 1 0_0402_5% 1 2 B
1 2 +3.3A_DSW_PRTCSUS C88 C129 C89
1 2 +1.05A_USB2SUS

22U_0402_4V6M
1U_0402_10V6K 0.1u_0201_10V6K
0_0402_5% 2 2 1
0_0402_5% 1
C91
R360
1U_0402_10V6K 1
C92 1 2 +1.05V_SSCF135
2 1U_0402_10V6K
R386 2 0_0402_5% 1
C93
1 2 +1.05A_SUS_PCH
1U_0402_10V6K
VCCRTC 2
0_0402_5% 1
C94
R221 R361
1U_0402_10V6K
1 2 +3.3A_RTCEXT 1 2 +1.05VCLKF135
2
1 2 2
C95 C96 C97 1
0_0402_5% 0_0402_5% C98
1U_0402_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K

+1.8V +1.5V_1.8V
2 1 1 1U_0402_10V6K
2
R229 2 @ 1 0_0402_5%
R362
2
+1.5V 1 2 +1.05V_CLKF24NS
C101
R230
0.1u_0201_10V6K 0_0402_5% 1
1 2 1 C99

1U_0402_10V6K
0_0402_5% 2

R363
1 2 +1.05V_DUSB

0_0402_5% 1
C100
A A
1U_0402_10V6K
+3V +3.3V_1.8V_SDIO 2
LENOVO.CRDN
R231 2 @ 1 0_0402_5% +3V Title
BROADWELL MCP (PCH POWER)
+1.8V 2
C90 L30 1 2 +3.3V_PCORE Size Document Number
R232 Rev V1.0
BLM15PX121SN1D_2P C
1 2 0.1u_0201_10V6K
BDW CRESENT BAY
1 2 2 2
Date: Monday, July 21, 2014 Sheet 13 of 37
C103 C104 C105 "PROPERTY NOTE: this document contains information confidential and
0_0402_5% property to LENOVO PND and shall not be reproduced or transferred to other documents
0.1u_0201_10V6K 0.1u_0201_10V6K 0.1u_0201_10V6K
1 1 1 or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

U1N BDWL_Y_LPDDR3_EDS U1O BDWL_Y_LPDDR3_EDS U1T BDWL_Y_LPDDR3_EDS U1P BDWL_Y_LPDDR3_EDS U1Q BDWL_Y_LPDDR3_EDS

CH7 J43 CL32


AH29 AY13 L24 CW20 VSS V2 J1 VSS VSS CL30
D
AM19 VSS VSS AY15 L16 VSS VSS AM39 T23 AD32 VSS E16 D42 VSS VSS CK33 D
AH6 VSS VSS AY39 H10 VSS VSS L32 AR12 VSS VSS AH14 U22 VSS U24 A42 VSS VSS CK29
AH31 VSS VSS BA44 H36 VSS VSS CN42 AU12 VSS VSS AH12 G20 VSS VSS R30 Y44 VSS VSS CJ34
AH30 VSS VSS BB3 CN26 VSS VSS CP3 AV3 VSS VSS AG37 E20 VSS VSS N20 W32 VSS VSS CG14
AH33 VSS VSS BB5 BP7 VSS VSS CP17 AV5 VSS VSS AG35 N24 VSS VSS AK15 W35 VSS VSS CE14
AH32 VSS VSS BB7 BP39 VSS VSS CP29 AV9 VSS VSS AG32 N28 VSS VSS AM33 Y2 VSS VSS BW14
AH34 VSS VSS BB9 BR44 VSS VSS CR8 AC1 VSS VSS AG28 N32 VSS VSS AK44 Y12 VSS VSS BR14
AH44 VSS VSS BB11 BT1 VSS VSS CR14 AC24 VSS VSS AG24 P35 VSS VSS CA14 Y14 VSS VSS BN14
AJ39 VSS VSS BB13 BT7 VSS VSS CR18 AC19 VSS VSS AG19 R2 VSS VSS U28 Y16 VSS VSS AF36
AJ30 VSS VSS BB15 BT13 VSS VSS CR22 AH15 VSS VSS AF44 R4 VSS VSS U32 W34 VSS VSS AA11
AJ37 VSS VSS BB39 J16 VSS VSS CR26 AB16 VSS VSS AF16 R6 VSS VSS V17 W30 VSS VSS Y19
AK6 VSS VSS BC44 BT39 VSS VSS CR37 AB15 VSS VSS AF14 R8 VSS VSS V40 T13 VSS VSS Y24
AJ18 VSS VSS BD1 BU44 VSS VSS CT31 AB12 VSS VSS AF12 R10 VSS VSS R44 L38 VSS VSS Y28
AM17 VSS VSS BD7 BV7 VSS VSS CU8 AB8 VSS VSS AF6 E24 VSS VSS T15 Y42 VSS VSS Y32
AN6 VSS VSS BD13 BV13 VSS VSS CU14 AA37 VSS VSS AE37 R16 VSS VSS F5 A6 VSS VSS Y40
AR42 VSS VSS BD15 BV15 VSS VSS CU18 AA35 VSS VSS AE35 R22 VSS VSS G16 D4 VSS VSS J3
AK12 VSS VSS BD39 BV39 VSS VSS CU22 AC13 VSS VSS AE32 E28 VSS VSS R18 H42 VSS VSS J45
AK21 VSS VSS BE40 BY1 VSS VSS CU26 AA34 VSS VSS AE28 R24 VSS VSS U26 VSS VSS
AK27 VSS VSS BE42 BY3 VSS VSS CU42 AA33 VSS VSS AE24 R26 VSS VSS U34
BE44 VSS VSS BF7 BY5 VSS VSS CV35 AA32 VSS VSS AE19 R28 VSS VSS G24
AM13 VSS VSS BF13 BY7 VSS VSS CV37 AA30 VSS VSS AE16 AV7 VSS VSS N16
BL8 VSS VSS BF15 BY9 VSS VSS CW5 AA29 VSS VSS AD44 E32 VSS VSS AJ13 17 OF 20
CJ18 VSS VSS BF39 BY11 VSS VSS CW8 AA28 VSS VSS AD28 E36 VSS VSS AC32 BWY_LPDDR_EDS_22
CJ24 VSS VSS BG14 BY13 VSS VSS CW22 AB40 VSS VSS AD24 R20 VSS VSS REV = 1
AM21 VSS VSS BG44 BY15 VSS VSS CW24 AA26 VSS VSS AD19 VSS AL28
AM23 VSS VSS BH1 BY39 VSS VSS CW26 AA25 VSS VSS AD16 VSS AL26
AM25 VSS VSS BH7 C16 VSS VSS CW28 AA24 VSS VSS AD12 VSS CJ20
AM27 VSS VSS BH13 C20 VSS VSS CW32 AA22 VSS VSS AD6 VSS CF39
AM29 VSS VSS BH15 C24 VSS VSS CW34 AA21 VSS VSS AC43 VSS
AM31 VSS VSS BH39 C28 VSS VSS CY7 AA19 VSS VSS AC41 CH43
AM35 VSS VSS BH41 C32 VSS VSS CY10 AA7 VSS VSS AC37 VSS_SENSE_CH43
CJ30 VSS VSS BH43 C36 VSS VSS D10 AA5 VSS VSS AC35 16 OF 20 VSS_SENSE_R R235 1 2 0_0402_5%
VSS VSS VSS VSS VSS VSS VSS_SENSE 32
AM45 BJ44 CB7 G28 AA39 AC9 BWY_LPDDR_EDS_22
CL5 VSS VSS BK7 CB13 VSS VSS J24 AA3 VSS VSS AC7 REV = 1
VSS VSS VSS VSS VSS VSS

2
AN2 BK13 CB15 J28 A40 AC3
AN4 VSS VSS BK15 CB39 VSS VSS CD9 A36 VSS VSS AB44 R236
CL24 VSS VSS BK39 CC40 VSS VSS CD5 A20 VSS VSS AC28 100_0402_1%
AN8 VSS VSS BL2 CC42 VSS VSS CD3 A10 VSS VSS AD14
C C
AN10 VSS VSS BL4 CC44 VSS VSS CC10 BM15 VSS VSS AC11
VSS VSS VSS VSS VSS VSS

1
AN12 BL6 CD1 CA8 BP15 AC5
AN14 VSS VSS BL10 CD7 VSS VSS AW14 CN5 VSS VSS W18
AN40 VSS VSS BL12 CD13 VSS VSS AR14 CR5 VSS VSS W16
AN42 VSS VSS BL40 CD15 VSS VSS AG39 CU5 VSS VSS V44
AN44 VSS VSS BL42 CD39 VSS VSS BU40 W28 VSS VSS U20
AP7 VSS VSS BL44 CE44 VSS VSS BU42 W24 VSS VSS U14
AP15 VSS VSS BM1 CF7 VSS VSS L20 W19 VSS VSS T19
AP43 VSS VSS BM7 CF13 VSS VSS L28 AH22 VSS VSS AH28
CN1 VSS VSS BM13 CF15 VSS VSS CD11 AH21 VSS VSS AH27
AT1 VSS VSS BM39 CG44 VSS VSS G32 AH20 VSS VSS AH26
AT7 VSS VSS BN44 CH13 VSS VSS CW30 AH19 VSS VSS AH25
AT15 VSS VSS BP13 CJ26 VSS VSS J20 AH17 VSS VSS AH23
AT39 VSS VSS CH1 CK3 VSS VSS J32 VSS VSS AV11
AT45 VSS VSS CH15 CK10 VSS VSS VSS AH16
AU44 VSS VSS CV39 CK38 VSS VSS H4
AV13 VSS VSS CV41 CK44 VSS VSS A16
AV15 VSS VSS CW12 CL12 VSS VSS T29
AV39 VSS VSS CW14 CM15 VSS VSS
AW44 VSS VSS CW16 CM17 VSS
CU1 VSS VSS CW18 CM19 VSS
AY1 VSS VSS AJ24 CM21 VSS
AY7 VSS VSS AP39 CM23 VSS
CV3 VSS VSS CM25 VSS
VSS CM31 VSS 20 OF 20
CM35 VSS BWY_LPDDR_EDS_22
CM43 VSS REV = 1
14 OF 20 CN8 VSS
VSS
BWY_LPDDR_EDS_22

REV = 1

15 OF 20
BWY_LPDDR_EDS_22
REV = 1
B B

A A

LENOVO.CRDN
Title
BROADWELL MCP (GND)
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 14 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

U1R BDWL_Y_LPDDR3_EDS

1 TP34 CB11 A44 TP32 1


1 TP33 H15 RSVD_CB11 DAISY_CHAIN_NCTF_A44 C43 D44_C43
RSVD_H15 DAISY_CHAIN_NCTF_C43 C45 TP35 1
F3_H2 F3 DAISY_CHAIN_NCTF_C45 F45 F45_F43
F45_F43 F43 DAISY_CHAIN_NCTF_F3 DAISY_CHAIN_NCTF_F45 D2 TP36 1
D
F3_H2 H2 DAISY_CHAIN_NCTF_F43 DAISY_CHAIN_NCTF_D2 D44 D44_C43 D
1 TP37 H44 DAISY_CHAIN_NCTF_H2 DAISY_CHAIN_NCTF_D44 F1 TP38 1
DAISY_CHAIN_NCTF_H44 DAISY_CHAIN_NCTF_F1

18 OF 20
BWY_LPDDR_EDS_22
REV = 1

U1S BDWL_Y_LPDDR3_EDS
CV27 BJ14 TP39 1
16 CFG0 CFG_0 RSVD_TP_BJ14
CT27 BT15 TP40 1
16 CFG1 CFG_1 RSVD_TP_BT15
CP27 AL32 TP41 1
16 CFG3 CFG_2 RSVD_TP_AL32
CU28 AL34 TP42 1
16 CFG2 CFG_3 RSVD_TP_AL34
CV29 AA18 TP43 1
16 CFG4 CFG_4 RSVD_TP_AA18
CT29 Y18 TP44 1
16 CFG5 CFG_5 RSVD_TP_Y18
CM29 CK13 TP45 1
16 CFG6 CFG_6 RSVD_TP_CK13
C CU30 CL34 C
16 CFG7 CFG_7 RSVD_CL34
CN30 CL28
16 CFG8 CFG_8 RSVD_CL28
CV31 AJ22
16 CFG9 CFG_9 RSVD_AJ22
CP31 AL20
16 CFG10 CFG_10 RSVD_AL20
CN32 AB6 PROC_OPI_COMP
16 CFG11 CFG_11 PROC_OPI_RCOMP
CV33 CK6
16 CFG12 CFG_12 RSVD_CK6
CU34 CL8
16 CFG13 CFG_13 RSVD_CL8
CT33
16 CFG14 CFG_14
CP33 RESERVED
16 CFG15 CFG_15
CR28
16 CFG16 CFG_16
CN28 AK25
16 CFG17 CFG_17 RSVD_AK25
CR32 AL24
16 CFG18 CFG_18 RSVD_AL24
CU32
16 CFG19 CFG_19
CFG_RCOMP CR30 N18
R237 2 1 49.9_0402_1% PROC_OPI_COMP CFG_RCOMP RSVD_N18 P33
R238 2 1 49.9_0402_1% CFG_RCOMP RSVD_BT41 BT41 RSVD_P33 AP3
R239 1 @ 2 0_0402_5% RSVD_BT41 RSVD_BT43 BT43 RSVD_BT41 RSVD_AP3 W21
R240 1 @ 2 0_0402_5% RSVD_BT43 BJ40 RSVD_BT43 RSVD_W21 AJ34
R241 2 1 8.2K_0402_1% TD_IREF BJ42 RSVD_BJ40 RSVD_AJ34 Y34
TD_IREF L40 RSVD_BJ42 RSVD_Y34 Y33
TD_IREF RSVD_Y33 W33
RSVD_W33
19 OF 20
BWY_LPDDR_EDS_22
REV = 1

B B

A A

LENOVO.CRDN
Title
BROADWELL MCP (MISC THERM CPU JTAG)
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 15 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

+1.05V +1.05V_XDP

R242 1 @ 2 0_0603_5%

JP1 @
D D
2 1
4 2 1 3
11 XDP_PREQ_N 4 3 CFG17 15
6 5
11 XDP_PRDY_N 6 5 CFG16 15
8 7
10 8 7 9
15 CFG0 10 9 CFG8 15
12 11
15 CFG1 12 11 CFG9 15
14 13
16 14 13 15
15 CFG2 16 15 CFG10 15
18 17
15,16 CFG3 18 17 CFG11 15
20 19
22 20 19 21
11 XDP_BPM0_R 22 21 CFG19 15
24 23
11 XDP_BPM1_R 24 23 CFG18 15
26 25
28 26 25 27
15 CFG4 28 27 CFG12 15
30 29
15 CFG5 30 29 CFG13 15
32 31
34 32 31 33
15 CFG6 34 33 CFG14 15 2
36 35 @
15 CFG7 36 35 CFG15 15
38 37 RP7 @ C106
XDP_PGD 40 38 37 39 1 4
40 39 CK_PCIE_XDP_DP 7 0.1u_0201_10V6K
SMC_ONOFF_XDP_N 42 41 2 3 1
42 41 0_0404_4P2R_5% CK_PCIE_XDP_DN 7
44 43
FIVR_EN 46 44 43 45 XDP_RST_R_N R243 1 @ 2 1K_0402_1%
46 45 PLT_RST_N 9,21,22,24,33
2 H_SYS_PWROK_XDP 48 47 XDP_DBRESET_N R244 1 @ 2 0_0402_5%
@ 50 48 47 49 SYS_RESET_N 9
C107 52 50 49 51 XDP_TDO
10 PCH_SMB_DAT_XDP 52 51 2
0.1u_0201_10V6K 54 53 XDP_TRST_N C108 @
1 10 PCH_SMB_CLK_XDP 54 53
XDP_TCK1 56 55 XDP_TDI +3V
58 56 55 57 XDP_TMS
11 XDP_TCK 58 57 0.1u_0201_10V6K
60 59 1
60 59 R245 1 @ 2 1K_0402_1%
CFG3 15,16

2
1.05V_PWRGD_R R246 1 @ 2 1K_0402_5% XDP_PGD KYRO_145804060000829+ @
R247 1 @ 2 1K_0402_5% R434
12 H_VCCST_PWRGD
1K_0402_1%
R248 1 @ 2 0_0402_5% +1.05V_XDP
22,33 NBSWON_N
R249 1 @ 2 0_0402_5% SMC_ONOFF_XDP_N
9,22 PCH_PWRBTN_N

1
C C
XDP_DBRESET_N
XDP_TDO R250 2 @ 1 51_0402_5%
JTAG Mode
DUAL TCKS = STUFFED R258, R259, R261, R262, R263, R264 (DEFAULT)
UNSTUFFED R251, R252, R255
SINGLE TCK = STUFFED R251, R252, R255
UNSTUFFED R258, R259, R261, R262, R263, R264
+3VAUX +1.05V_VCCST
XDP_TDO R251 1 @ 2 0_0402_5% PCH_TCK_JTAGX

XDP_TCK R252 1 @ 2 0_0402_5% PCH_JTAG_TCK


2
2

@ XDP_TDI_SWITCH R255 1 @ 2 0_0402_5% PCH_JTAG_TDO


R253 R254
1K_0402_1% 150_0402_5%
XDP_TCK R256 1 @ 2 0_0402_5%
PCH_TCK_JTAGX 6
1

XDP_TCK1 R257 1 @ 2 0_0402_5%


PCH_JTAG_TCK 6
1

R258 1 @ 2 0_0402_5%
PCH_JTAG_TDI 6
R259 1 @ 2 0_0402_5%
PCH_JTAG_TMS 6
R260 1 @ 2 0_0402_5% H_SYS_PWROK_XDP R261 1 @ 2 0_0402_5%
9,22 SYS_PWROK FIVR_EN 12 PCH_JTAG_TDO 6
XDP_TDI
XDP_TMS
XDP_TDO
R262 1 @ 2 0_0402_5% XDP_TDI_SWITCH
R263 1 @ 2 0_0402_5% XDP_TMS_SWITCH
R264 1 @ 2 0_0402_5% XDP_TDO_SWITCH

@
0.1u_0201_10V6K 1 2 C109 H_SYS_PWROK_XDP
B B
1K_0402_1% 2 @ 1 R265 CFG0

1K_0402_1% 2 @ 1 R266 CFG1

1K_0402_1% 2 @ 1 R267 CFG3

1K_0402_1% 1 2 R268 CFG4 +3V

1K_0402_1% 2 @ 1 R269 CFG8

1K_0402_1% 2 @ 1 R270 CFG9

1K_0402_1% 2 @ 1 R271 CFG10


2

2
@ R272
C110 U11 @
10K_0402_5%
0.1u_0201_10V6K @
1 14
VCC
1

XDP_TDO_SWITCH 2 3
1A 1B XDP_TDO_CPU 11

1
1OE
XDP_TDI_SWITCH 5 6
R273 1 @ 2 0_0402_5% 2A 2B XDP_TDI_CPU 11
9,12 1.05V_PWRGD_R
4
2OE
XDP_TMS_SWITCH 9 8
3A 3B XDP_TMS_CPU 11

10
3OE
XDP_TRST_N 12 11
4A 4B XDP_TRST_CPU_N 6,11
A A
13 7
4OE GND
15 LENOVO.CRDN
GND PAD
Title
XDP CONN
74CBTLV3126BQ_DHVQFN14_2P5X3 Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 16 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

+1.8VDDQ
3 M_A_DQ[31:0]
U12A U12B

L8 P9 M_A_DQ29 B2 A3
G8 DM0 DQ0 N9 M_A_DQ25 B5 VSS1 VDD1 A4
P8 DM1 DQ1 N10 M_A_DQ24 C5 VSS2 VDD1 A5
D8 DM2 DQ2 N11 M_A_DQ26 E4 VSS3 VDD1 A6
DM3 DQ3 M8 M_A_DQ28 E5 VSS4 VDD1 A10
DQ4 M9 M_A_DQ27 F5 VSS5 VDD1 U3
R2 DQ5 M10 M_A_DQ30 H2 VSS6 VDD1 U5 +1.2VDDQ
3,19 M_A_CAA0 CA0 DQ6 VSS7 VDD1
P2 M11 M_A_DQ31 J12 U4
3,19 M_A_CAA1 CA1 DQ7 VSS8 VDD1
N2 F11 M_A_DQ5 K2 U6
3,19 M_A_CAA2 CA2 DQ8 VSS9 VDD1
N3 F10 M_A_DQ2 L6 U10
3,19 M_A_CAA3 CA3 DQ9 VSS10 VDD1
M3 F9 M_A_DQ7 M5
3,19 M_A_CAA4 CA4 DQ10 VSS11
F3 F8 M_A_DQ1 N4 A8
3,19 M_A_CAA5 CA5 DQ11 VSS12 VDD2
E3 E11 M_A_DQ6 N5 A9
3,19 M_A_CAA6 CA6 DQ12 VSS13 VDD2
E2 E10 M_A_DQ3 R4 D4
3,19 M_A_CAA7 CA7 DQ13 VSS14 VDD2
D2 E9 M_A_DQ0 R5 D5
3,19 M_A_CAA8 CA8 DQ14 VSS15 VDD2
C2 D9 M_A_DQ4 T2 D6
3,19 M_A_CAA9 CA9 DQ15 VSS16 VDD2
T8 M_A_DQ19 T3 G5
D K3 DQ16 T9 M_A_DQ20 T4 VSS17 VDD2 H5 D
3,19 M_A_CKE0 CKE0 DQ17 VSS18 VDD2
K4 T10 M_A_DQ17 T5 H6
3,19 M_A_CKE1 CKE1 DQ18 VSS19 VDD2
T11 M_A_DQ16 H12
J3 DQ19 R8 M_A_DQ18 VDD2 J5
3,19 M_A_CLK_DDR0_DP CK DQ20 VDD2
J2 R9 M_A_DQ23 B6 J6
3,19 M_A_CLK_DDR0_DN CK# DQ21 VSSQ1 VDD2
R10 M_A_DQ22 B12 K5
R274 1 2 243_0402_1% B3 DQ22 R11 M_A_DQ21 C6 VSSQ2 VDD2 K6
R275 1 2 243_0402_1% B4 ZQ0 DQ23 C11 M_A_DQ15 D12 VSSQ3 VDD2 K12
ZQ1 DQ24 C10 M_A_DQ14 E6 VSSQ4 VDD2 L5
U12 DQ25 C9 M_A_DQ13 F6 VSSQ5 VDD2 P4
U1 U12 DQ26 C8 M_A_DQ8 F12 VSSQ6 VDD2 P5
T1 DNU DQ27 B11 M_A_DQ10 G6 VSSQ7 VDD2 P6 +1.2VDDQ
B1 DNU DQ28 B10 M_A_DQ11 G9 VSSQ8 VDD2 U9
A12 DNU DQ29 B9 M_A_DQ12 H10 VSSQ9 VDD2 U8
A1 DNU DQ30 B8 M_A_DQ9 K10 VSSQ10 VDD2
A2 DNU DQ31 L9 VSSQ11 F2
DNU M_A_DQS_DP[3:0] 3 VSSQ12 VDDCA
A13 L10 M_A_DQS_DP3 M6 G2
B13 DNU DQS0 G10 M_A_DQS_DP0 M12 VSSQ13 VDDCA H3
T13 DNU DQS1 P10 M_A_DQS_DP2 N6 VSSQ14 VDDCA L2 +1.2VDDQ
U2 DNU DQS2 D10 M_A_DQS_DP1 P12 VSSQ15 VDDCA M2
U13 DNU DQS3 R6 VSSQ16 VDDCA
DNU M_A_DQS_DN[3:0] 3 VSSQ17
L11 M_A_DQS_DN3 T6 A11
L3 DQS0# G11 M_A_DQS_DN0 T12 VSSQ18 VDDQ C12
3,17,19 M_A_CS0_N CS0# DQS1# VSSQ19 VDDQ
L4 P11 M_A_DQS_DN2 E8
3,17,19 M_A_CS1_N CS1# DQS2# VDDQ
D11 M_A_DQS_DN1 C3 E12
J8 DQS3# D3 VSSCA1 VDDQ G12
3,17,19 M_A_ODT0 ODT VSSCA2 VDDQ
F4 H8
C4 G3 VSSCA3 VDDQ H9
K9 NC G4 VSSCA4 VDDQ H11
R3 NC J4 VSSCA5 VDDQ J9
NC M4 VSSCA6 VDDQ J10
P3 VSSCA7 VDDQ K8
VSSCA8 VDDQ K11
VDDQ L12
K4E6E304ED-EGCF_FBGA178 VDDQ N8
VDDQ N12
VDDQ R12
VDDQ U11
VDDQ
H4
VREF_CA +V_VREF_CA_CHA 17,19
J11
VREF_DQ +V_VREF_DQ0 17,19
1
C111 1
K4E6E304ED-EGCF_FBGA178 C112
0.047U_0402_25V7K 0.047U_0402_25V7K
2
2

C C

+1.8VDDQ
3 M_A_DQ[63:32]
U13A U13B

L8 P9 M_A_DQ54 B2 A3
G8 DM0 DQ0 N9 M_A_DQ48 B5 VSS1 VDD1 A4
P8 DM1 DQ1 N10 M_A_DQ51 C5 VSS2 VDD1 A5
D8 DM2 DQ2 N11 M_A_DQ50 E4 VSS3 VDD1 A6
DM3 DQ3 M8 M_A_DQ55 E5 VSS4 VDD1 A10
DQ4 M9 M_A_DQ53 F5 VSS5 VDD1 U3
R2 DQ5 M10 M_A_DQ49 H2 VSS6 VDD1 U5 +1.2VDDQ
3,19 M_A_CAB0 CA0 DQ6 VSS7 VDD1
P2 M11 M_A_DQ52 J12 U4
3,19 M_A_CAB1 CA1 DQ7 VSS8 VDD1
N2 F11 M_A_DQ40 K2 U6
3,19 M_A_CAB2 CA2 DQ8 VSS9 VDD1
N3 F10 M_A_DQ47 L6 U10
3,19 M_A_CAB3 CA3 DQ9 VSS10 VDD1
M3 F9 M_A_DQ45 M5
3,19 M_A_CAB4 CA4 DQ10 VSS11
F3 F8 M_A_DQ41 N4 A8
3,19 M_A_CAB5 CA5 DQ11 VSS12 VDD2
E3 E11 M_A_DQ43 N5 A9
3,19 M_A_CAB6 CA6 DQ12 VSS13 VDD2
E2 E10 M_A_DQ46 R4 D4
3,19 M_A_CAB7 CA7 DQ13 VSS14 VDD2
D2 E9 M_A_DQ42 R5 D5
3,19 M_A_CAB8 CA8 DQ14 VSS15 VDD2
C2 D9 M_A_DQ44 T2 D6
3,19 M_A_CAB9 CA9 DQ15 VSS16 VDD2
T8 M_A_DQ39 T3 G5
K3 DQ16 T9 M_A_DQ34 T4 VSS17 VDD2 H5
3,19 M_A_CKE2 CKE0 DQ17 VSS18 VDD2
K4 T10 M_A_DQ36 T5 H6
3,19 M_A_CKE3 CKE1 DQ18 VSS19 VDD2
T11 M_A_DQ33 H12
J3 DQ19 R8 M_A_DQ37 VDD2 J5
3,19 M_A_CLK_DDR1_DP CK DQ20 VDD2
J2 R9 M_A_DQ35 B6 J6
3,19 M_A_CLK_DDR1_DN CK# DQ21 VSSQ1 VDD2
R10 M_A_DQ32 B12 K5
R276 1 2 243_0402_1% B3 DQ22 R11 M_A_DQ38 C6 VSSQ2 VDD2 K6
R277 1 2 243_0402_1% B4 ZQ0 DQ23 C11 M_A_DQ56 D12 VSSQ3 VDD2 K12
ZQ1 DQ24 C10 M_A_DQ63 E6 VSSQ4 VDD2 L5
U12 DQ25 C9 M_A_DQ61 F6 VSSQ5 VDD2 P4
U1 U12 DQ26 C8 M_A_DQ57 F12 VSSQ6 VDD2 P5
T1 DNU DQ27 B11 M_A_DQ59 G6 VSSQ7 VDD2 P6 +1.2VDDQ
B1 DNU DQ28 B10 M_A_DQ62 G9 VSSQ8 VDD2 U9
A12 DNU DQ29 B9 M_A_DQ58 H10 VSSQ9 VDD2 U8
A1 DNU DQ30 B8 M_A_DQ60 K10 VSSQ10 VDD2
B A2 DNU DQ31 L9 VSSQ11 F2 B
DNU M_A_DQS_DP[7:4] 3 VSSQ12 VDDCA
A13 L10 M_A_DQS_DP6 M6 G2
B13 DNU DQS0 G10 M_A_DQS_DP5 M12 VSSQ13 VDDCA H3
T13 DNU DQS1 P10 M_A_DQS_DP4 N6 VSSQ14 VDDCA L2 +1.2VDDQ
U2 DNU DQS2 D10 M_A_DQS_DP7 P12 VSSQ15 VDDCA M2
U13 DNU DQS3 R6 VSSQ16 VDDCA
DNU M_A_DQS_DN[7:4] 3 VSSQ17
L11 M_A_DQS_DN6 T6 A11
L3 DQS0# G11 M_A_DQS_DN5 T12 VSSQ18 VDDQ C12
3,17,19 M_A_CS0_N CS0# DQS1# VSSQ19 VDDQ
L4 P11 M_A_DQS_DN4 E8
3,17,19 M_A_CS1_N CS1# DQS2# VDDQ
D11 M_A_DQS_DN7 C3 E12
J8 DQS3# D3 VSSCA1 VDDQ G12
3,17,19 M_A_ODT0 ODT VSSCA2 VDDQ
F4 H8
C4 G3 VSSCA3 VDDQ H9
K9 NC G4 VSSCA4 VDDQ H11
R3 NC J4 VSSCA5 VDDQ J9
NC M4 VSSCA6 VDDQ J10
P3 VSSCA7 VDDQ K8
VSSCA8 VDDQ K11
VDDQ L12
K4E6E304ED-EGCF_FBGA178 VDDQ N8
VDDQ N12
VDDQ R12
VDDQ U11
VDDQ
H4
VREF_CA +V_VREF_CA_CHA 17,19
J11
VREF_DQ +V_VREF_DQ0 17,19
1
C113 1
K4E6E304ED-EGCF_FBGA178 C114
0.047U_0402_25V7K 0.047U_0402_25V7K
2
2

A A

LENOVO.CRDN
Title
LPDDR3-ONBD
Size Document Number
D Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 17 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

+1.8VDDQ
3 M_B_DQ[31:0]
U14A U14B

L8 P9 M_B_DQ2 B2 A3
G8 DM0 DQ0 N9 M_B_DQ5 B5 VSS1 VDD1 A4
P8 DM1 DQ1 N10 M_B_DQ1 C5 VSS2 VDD1 A5
D8 DM2 DQ2 N11 M_B_DQ4 E4 VSS3 VDD1 A6
DM3 DQ3 M8 M_B_DQ6 E5 VSS4 VDD1 A10
DQ4 M9 M_B_DQ7 F5 VSS5 VDD1 U3
R2 DQ5 M10 M_B_DQ3 H2 VSS6 VDD1 U5 +1.2VDDQ
3,19 M_B_CAA0 CA0 DQ6 VSS7 VDD1
P2 M11 M_B_DQ0 J12 U4
3,19 M_B_CAA1 CA1 DQ7 VSS8 VDD1
N2 F11 M_B_DQ19 K2 U6
3,19 M_B_CAA2 CA2 DQ8 VSS9 VDD1
N3 F10 M_B_DQ16 L6 U10
3,19 M_B_CAA3 CA3 DQ9 VSS10 VDD1
M3 F9 M_B_DQ18 M5
3,19 M_B_CAA4 CA4 DQ10 VSS11
F3 F8 M_B_DQ23 N4 A8
3,19 M_B_CAA5 CA5 DQ11 VSS12 VDD2
E3 E11 M_B_DQ22 N5 A9
D 3,19 M_B_CAA6 CA6 DQ12 VSS13 VDD2 D
E2 E10 M_B_DQ17 R4 D4
3,19 M_B_CAA7 CA7 DQ13 VSS14 VDD2
D2 E9 M_B_DQ20 R5 D5
3,19 M_B_CAA8 CA8 DQ14 VSS15 VDD2
C2 D9 M_B_DQ21 T2 D6
3,19 M_B_CAA9 CA9 DQ15 VSS16 VDD2
T8 M_B_DQ28 T3 G5
K3 DQ16 T9 M_B_DQ24 T4 VSS17 VDD2 H5
3,19 M_B_CKE0 CKE0 DQ17 VSS18 VDD2
K4 T10 M_B_DQ31 T5 H6
3,19 M_B_CKE1 CKE1 DQ18 VSS19 VDD2
T11 M_B_DQ30 H12
J3 DQ19 R8 M_B_DQ29 VDD2 J5
3,19 M_B_CLK_DDR0_DP CK DQ20 VDD2
J2 R9 M_B_DQ25 B6 J6
3,19 M_B_CLK_DDR0_DN CK# DQ21 VSSQ1 VDD2
R10 M_B_DQ27 B12 K5
R278 1 2 243_0402_1% B3 DQ22 R11 M_B_DQ26 C6 VSSQ2 VDD2 K6
R279 1 2 243_0402_1% B4 ZQ0 DQ23 C11 M_B_DQ14 D12 VSSQ3 VDD2 K12
ZQ1 DQ24 C10 M_B_DQ15 E6 VSSQ4 VDD2 L5
U12 DQ25 C9 M_B_DQ11 F6 VSSQ5 VDD2 P4
U1 U12 DQ26 C8 M_B_DQ8 F12 VSSQ6 VDD2 P5
T1 DNU DQ27 B11 M_B_DQ10 G6 VSSQ7 VDD2 P6 +1.2VDDQ
B1 DNU DQ28 B10 M_B_DQ13 G9 VSSQ8 VDD2 U9
A12 DNU DQ29 B9 M_B_DQ12 H10 VSSQ9 VDD2 U8
A1 DNU DQ30 B8 M_B_DQ9 K10 VSSQ10 VDD2
A2 DNU DQ31 L9 VSSQ11 F2
DNU M_B_DQS_DP[3:0] 3 VSSQ12 VDDCA
A13 L10 M_B_DQS_DP0 M6 G2
B13 DNU DQS0 G10 M_B_DQS_DP2 M12 VSSQ13 VDDCA H3
T13 DNU DQS1 P10 M_B_DQS_DP3 N6 VSSQ14 VDDCA L2 +1.2VDDQ
U2 DNU DQS2 D10 M_B_DQS_DP1 P12 VSSQ15 VDDCA M2
U13 DNU DQS3 R6 VSSQ16 VDDCA
DNU M_B_DQS_DN[3:0] 3 VSSQ17
L11 M_B_DQS_DN0 T6 A11
L3 DQS0# G11 M_B_DQS_DN2 T12 VSSQ18 VDDQ C12
3,18,19 M_B_CS0_N CS0# DQS1# VSSQ19 VDDQ
L4 P11 M_B_DQS_DN3 E8
3,18,19 M_B_CS1_N CS1# DQS2# VDDQ
D11 M_B_DQS_DN1 C3 E12
J8 DQS3# D3 VSSCA1 VDDQ G12
3,18,19 M_B_ODT0 ODT VSSCA2 VDDQ
F4 H8
C4 G3 VSSCA3 VDDQ H9
K9 NC G4 VSSCA4 VDDQ H11
R3 NC J4 VSSCA5 VDDQ J9
NC M4 VSSCA6 VDDQ J10
P3 VSSCA7 VDDQ K8
VSSCA8 VDDQ K11
VDDQ L12
C K4E6E304ED-EGCF_FBGA178 VDDQ
C
N8
VDDQ N12
VDDQ R12
VDDQ U11
VDDQ
H4
VREF_CA +V_VREF_CA_CHB 18,19
J11
VREF_DQ +V_VREF_DQ1 18,19
1
C115 1
K4E6E304ED-EGCF_FBGA178 C116
0.047U_0402_25V7K 0.047U_0402_25V7K
2
2

+1.8VDDQ
3 M_B_DQ[63:32]
U15A U15B

L8 P9 M_B_DQ55 B2 A3
G8 DM0 DQ0 N9 M_B_DQ52 B5 VSS1 VDD1 A4
P8 DM1 DQ1 N10 M_B_DQ54 C5 VSS2 VDD1 A5
D8 DM2 DQ2 N11 M_B_DQ48 E4 VSS3 VDD1 A6
DM3 DQ3 M8 M_B_DQ50 E5 VSS4 VDD1 A10
DQ4 M9 M_B_DQ53 F5 VSS5 VDD1 U3
R2 DQ5 M10 M_B_DQ51 H2 VSS6 VDD1 U5 +1.2VDDQ
3,19 M_B_CAB0 CA0 DQ6 VSS7 VDD1
P2 M11 M_B_DQ49 J12 U4
3,19 M_B_CAB1 CA1 DQ7 VSS8 VDD1
N2 F11 M_B_DQ44 K2 U6
3,19 M_B_CAB2 CA2 DQ8 VSS9 VDD1
N3 F10 M_B_DQ42 L6 U10
3,19 M_B_CAB3 CA3 DQ9 VSS10 VDD1
M3 F9 M_B_DQ41 M5
3,19 M_B_CAB4 CA4 DQ10 VSS11
F3 F8 M_B_DQ40 N4 A8
3,19 M_B_CAB5 CA5 DQ11 VSS12 VDD2
E3 E11 M_B_DQ43 N5 A9
3,19 M_B_CAB6 CA6 DQ12 VSS13 VDD2
E2 E10 M_B_DQ46 R4 D4
3,19 M_B_CAB7 CA7 DQ13 VSS14 VDD2
D2 E9 M_B_DQ47 R5 D5
3,19 M_B_CAB8 CA8 DQ14 VSS15 VDD2
C2 D9 M_B_DQ45 T2 D6
B 3,19 M_B_CAB9 CA9 DQ15 VSS16 VDD2 B
T8 M_B_DQ39 T3 G5
K3 DQ16 T9 M_B_DQ34 T4 VSS17 VDD2 H5
3,19 M_B_CKE2 CKE0 DQ17 VSS18 VDD2
K4 T10 M_B_DQ35 T5 H6
3,19 M_B_CKE3 CKE1 DQ18 VSS19 VDD2
T11 M_B_DQ36 H12
J3 DQ19 R8 M_B_DQ33 VDD2 J5
3,19 M_B_CLK_DDR1_DP CK DQ20 VDD2
J2 R9 M_B_DQ37 B6 J6
3,19 M_B_CLK_DDR1_DN CK# DQ21 VSSQ1 VDD2
R10 M_B_DQ38 B12 K5
R280 1 2 243_0402_1% B3 DQ22 R11 M_B_DQ32 C6 VSSQ2 VDD2 K6
R281 1 2 243_0402_1% B4 ZQ0 DQ23 C11 M_B_DQ58 D12 VSSQ3 VDD2 K12
ZQ1 DQ24 C10 M_B_DQ59 E6 VSSQ4 VDD2 L5
U12 DQ25 C9 M_B_DQ57 F6 VSSQ5 VDD2 P4
U1 U12 DQ26 C8 M_B_DQ61 F12 VSSQ6 VDD2 P5
T1 DNU DQ27 B11 M_B_DQ62 G6 VSSQ7 VDD2 P6 +1.2VDDQ
B1 DNU DQ28 B10 M_B_DQ56 G9 VSSQ8 VDD2 U9
A12 DNU DQ29 B9 M_B_DQ60 H10 VSSQ9 VDD2 U8
A1 DNU DQ30 B8 M_B_DQ63 K10 VSSQ10 VDD2
A2 DNU DQ31 L9 VSSQ11 F2
DNU M_B_DQS_DP[7:4] 3 VSSQ12 VDDCA
A13 L10 M_B_DQS_DP6 M6 G2
B13 DNU DQS0 G10 M_B_DQS_DP5 M12 VSSQ13 VDDCA H3
T13 DNU DQS1 P10 M_B_DQS_DP4 N6 VSSQ14 VDDCA L2 +1.2VDDQ
U2 DNU DQS2 D10 M_B_DQS_DP7 P12 VSSQ15 VDDCA M2
U13 DNU DQS3 R6 VSSQ16 VDDCA
DNU M_B_DQS_DN[7:4] 3 VSSQ17
L11 M_B_DQS_DN6 T6 A11
L3 DQS0# G11 M_B_DQS_DN5 T12 VSSQ18 VDDQ C12
3,18,19 M_B_CS0_N CS0# DQS1# VSSQ19 VDDQ
L4 P11 M_B_DQS_DN4 E8
3,18,19 M_B_CS1_N CS1# DQS2# VDDQ
D11 M_B_DQS_DN7 C3 E12
J8 DQS3# D3 VSSCA1 VDDQ G12
3,18,19 M_B_ODT0 ODT VSSCA2 VDDQ
F4 H8
C4 G3 VSSCA3 VDDQ H9
K9 NC G4 VSSCA4 VDDQ H11
R3 NC J4 VSSCA5 VDDQ J9
NC M4 VSSCA6 VDDQ J10
P3 VSSCA7 VDDQ K8
VSSCA8 VDDQ K11
VDDQ L12
K4E6E304ED-EGCF_FBGA178 VDDQ N8
VDDQ N12
VDDQ R12
A A
VDDQ U11
VDDQ
H4 LENOVO.CRDN
VREF_CA +V_VREF_CA_CHB 18,19
J11
VREF_DQ +V_VREF_DQ1 18,19
1 Title
C117 1 AUDIO DSP
K4E6E304ED-EGCF_FBGA178 C118
0.047U_0402_25V7K 0.047U_0402_25V7K Size Document Number
2 C Rev V1.0
2 BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 18 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

3 +V_DDR_VREFDQ0

+1.2VDDQ

2
+0.6V +0.6V R282
8.2K_0402_1%
RP8 R284 1 2 80.6_0402_1%
3,17 M_A_CS0_N
R285 1 2 80.6_0402_1%
3,17 M_A_CS1_N

1
4 5
3,17 M_A_CAA0
3 6 R286 1 2 80.6_0402_1%
3,17 M_A_CAA1 3,17 M_A_ODT0
2 7 R287 1 2 10_0402_1%
3,17 M_A_CAA3 +V_VREF_DQ0 17
1 8
3,17 M_A_CAA2
RP26 2
54.9_0804_8P4R_1% 1 4
3,17 M_A_CKE0
R292 2 1 54.9_0402_1% 2 3 C119
3,17 M_A_CAA4 3,17 M_A_CKE1

2
D 0.022U_0402_25V7K D
RP11 80.6_0404_4P2R_1% 1 R294
1 8 RP27 8.2K_0402_1%
3,17 M_A_CAA7

2
2 7 1 4
3,17 M_A_CKE2
3 6 2 3 R297
3,17 M_A_CAA6 3,17 M_A_CKE3

1
4 5 24.9_0402_1%
3,17 M_A_CAA5
80.6_0404_4P2R_1%
54.9_0804_8P4R_1% R301 1 2 37.4_0402_1%
3,17 M_A_CLK_DDR0_DN

1
RP13
2 3 R303 1 2 37.4_0402_1%
3,17 M_A_CAA8 3,17 M_A_CLK_DDR0_DP
1 4
3,17 M_A_CAA9
R305 1 2 37.4_0402_1%
3,17 M_A_CLK_DDR1_DN
54.9_0404_4P2R_1%
R306 1 2 37.4_0402_1%
3,17 M_A_CLK_DDR1_DP
RP14
4 5
3,17 M_A_CAB0
3 6
3,17 M_A_CAB1 3 +V_DDR_CA_VREF
2 7
3,17 M_A_CAB2
1 8
3,17 M_A_CAB3
54.9_0804_8P4R_1% +1.2VDDQ
R293 2 1 54.9_0402_1%
3,17 M_A_CAB4
RP15

2
4 5
3,17 M_A_CAB5
3 6 R313
3,17 M_A_CAB6
2 7 8.2K_0402_1%
1 8
3,17 M_A_CAB7

1
54.9_0804_8P4R_1%
RP16
2 3 R317 2 1 5.11_0402_1%
3,17 M_A_CAB8 +V_VREF_CA_CHA 17
1 4 2
3,17 M_A_CAB9
54.9_0404_4P2R_1% C120

2
0.022U_0402_25V7K
1

2
R320
R319 0_0402_5%

2
8.2K_0402_1%
R321

1
+0.6V +0.6V 24.9_0402_1%

1
R295 2 1 54.9_0402_1% R288 1 2 80.6_0402_1%
3,18 M_B_CAA0 3,18 M_B_CS0_N +V_VREF_CA_CHB 18

1
RP17 R289 1 2 80.6_0402_1%
3,18 M_B_CS1_N
1 8
3,18 M_B_CAA2
2 7 R290 1 2 80.6_0402_1%
3,18 M_B_CAA3 3,18 M_B_ODT0
3 6
3,18 M_B_CAA4
4 5
3,18 M_B_CAA1
RP12
54.9_0804_8P4R_1% 1 4
3,18 M_B_CKE0
C 2 3 C
3,18 M_B_CKE1 3 +V_DDR_VREFDQ1
RP18
1 8 80.6_0404_4P2R_1%
3,18 M_B_CAA6
2 7 RP24 +1.2VDDQ
3 6 1 4
3,18 M_B_CAA7 3,18 M_B_CKE2
4 5 2 3
3,18 M_B_CAA5 3,18 M_B_CKE3

2
54.9_0804_8P4R_1% 80.6_0404_4P2R_1%
RP19 R337 1 2 37.4_0402_1% R338
3,18 M_B_CLK_DDR0_DN
2 3 8.2K_0402_1%
3,18 M_B_CAA8
1 4 R340 1 2 37.4_0402_1%
3,18 M_B_CAA9 3,18 M_B_CLK_DDR0_DP

1
54.9_0404_4P2R_1% R342 1 2 37.4_0402_1%
3,18 M_B_CLK_DDR1_DN
R296 2 1 54.9_0402_1%
3,18 M_B_CAB0
R343 1 2 37.4_0402_1% R344 1 2 10_0402_1%
3,18 M_B_CLK_DDR1_DP +V_VREF_DQ1 18
RP20
1 8 2
3,18 M_B_CAB4
2 7
3,18 M_B_CAB2
3 6 C121
3,18 M_B_CAB1

2
4 5 0.022U_0402_25V7K
3,18 M_B_CAB3 1 R348
54.9_0804_8P4R_1% 8.2K_0402_1%

2
RP22 R351

1
1 8 24.9_0402_1%
3,18 M_B_CAB6
2 7
3 6
3,18 M_B_CAB7

1
4 5
3,18 M_B_CAB5
54.9_0804_8P4R_1%

RP23
1 4
3,18 M_B_CAB8
2 3
3,18 M_B_CAB9
54.9_0404_4P2R_1%

+1.2VDDQ
+1.2VDDQ +1.8VDDQ
+1.2VSUS +1.2VDDQ
+1.8VSUS +1.8VDDQ
PJ1
PJ2
1 2
1 2 1 2
1 2 1 1 1 1
B C143 C144 C131 C145 B
JUMP_43X79 1 3 1 3 1 3 1 3
1 1 1 1 @ @ @ @ 1 1 1 1 1 1 1 1 1 1 1 1 1
JUMP_43X79 C134 C123 C124 C125 C102 C122 C126 C127 C165 C166 C167 C168 C150 C151 C172 C173 C153 C174 C154 C175 C155

1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K
2 2 2 2
4.3U_3P_2.5V

4.3U_3P_2.5V

4.3U_3P_2.5V

4.3U_3P_2.5V
1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M
2 2 2 2 2 4 2 4 2 4 2 4 2 2 2 2 2 2 2 2 2 2 2 2 2

1 1 1
C169 C170 C171
1 1 1
C156 C157 C158

10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M
2 2 2
10U_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M

2 2 2

+1.2VDDQ
+1.2VDDQ

OF 8 PLACE 4 ON EACH SIDE OF CONNECTOR

2 2 2 2
1 1 1 1 1 1 1 1@ C142 C130 C140 C141
C135 C136 C137 C138 C139 C147 C148 C149
0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K

1 1 1 1
1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

2 2 2 2 2 2 2 2

+0.6V

1 1 1 1 1 1
C176 C177 C178 C179 C186 C187 +0.6V
+1.2VDDQ
1@ 1@ 1@
1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

10U_0402_6.3V6M

10U_0402_6.3V6M

2 2 2 2 2 2 1 1 1 1 1
C152 C159 C160 C161 C162 C163 C164 C181
1 1 1 1
C182 C183 C184 C185
1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

A 2 2 2 2 2 2 2 2 A
1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

1U_0402_10V6K

2 2 2 2 2 2 2 2
C146 C133 C132 C128
0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K

1 1 1 1

LENOVO.CRDN
Title
LPDDR3-TERMINATION
Size Document Number
D Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 19 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A A

LENOVO.CRDN
Title
AUDIO CODEC
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 20 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

+3VDX_SSD

@ @
D 2 2 2 2 1 1 D
C192 C193 C283 C284 C199 C197

0.01U_0201_10V6K

0.01U_0201_10V6K

0.1u_0402_6.3V6M

0.1u_0402_6.3V6M

10U_0402_6.3V6M

10U_0402_6.3V6M
1 1 1 1 2 2

+3VDX_SSD

+3VDX_SSD
+3VDX_SSD
2

@ SSD_CK_REQ_N 10K_0402_5% 2 @ 1 R364


R435
100K_0402_5% SATA3_DEVSLP 10K_0402_5% 2 @ 1 R42
JP4
1

1 2 M.2_SSD_RESET_N 100K_0402_5% 1 @ 2 R371


3 CONFIG_3 3V3 4
GND 3V3
2

5 6 M.2_SSD_PE_WAKE_N 10K_0402_5% 2 @ 1 R96


5 PCIE5_L3_RN PERn3 FULL_CARD_POWER_OFF
R430 7 8
5 PCIE5_L3_RP PERp3 W_DISABEL
0_0402_5% 9 10 DAS_DSS 1 TP46 TESTPAD
@ C291 2 1 0.01U_0201_10V6K 11 GND GPIO9/DAS/DSS 12
5 PCIE5_L3_TN PETn3 3V3
@ C290 2 1 0.01U_0201_10V6K 13 14
5 PCIE5_L3_TP PETp3 3V3
1

15 16
17 GND 3V3 18 @
5 PCIE5_L2_RN PERn2 3V3 Q2A
19 20
5 PCIE5_L2_RP PERp2 GPIO_5 AO5804EL_SC89-6
C 21 22 C
@ C301 2 1 0.01U_0201_10V6K 23 GND GPIO_6 24
5 PCIE5_L2_TN PETn2 GPIO_7
@ C300 2 1 0.01U_0201_10V6K 25 26 SSD_CK_REQ_N 1 6 CK_REQ_SSD_N
5 PCIE5_L2_TP PETp2 GPIO_10 CK_REQ_SSD_N 7
27 28
29 GND GPIO_8 30
5 PCIE5_L1_RN PERN1 UIM_RESET

2
31 32 3 @
5 PCIE5_L1_RP PERP1 UIM_CLK +3VDX_SSD
33 34 Q2B R367
GND UIM_DAT R449 2
@ C288 2 1 0.01U_0201_10V6K 35 36 10K_0402_5%
5 PCIE5_L1_TN PETN1 UIM_PWR
@ C289 2 1 0.01U_0201_10V6K 37 38 1 2 @
5 PCIE5_L1_TP PETP1 DEVSLP SATA3_DEVSLP 4
39 40 5
GND GPIO_0

1
2
SATA0_RP_PCIE5_L0_RN C292 2 1 0.01U_0201_10V6K 41 42 @
SATA0_RN_PCIE5_L0_RP C293 2 1 0.01U_0201_10V6K 43 PERN0/SATA_B+ GPIO_1 44 0_0402_5% R385
45 PERP0/SATA_B- GPIO_2 46 AO5804EL_SC89-6
GND GPIO_3 100K_0402_5%
SATA0_TN_PCIE5_L0_TN C294 2 1 0.01U_0201_10V6K 47 48 4
SATA0_TP_PCIE5_L0_TP C295 2 1 0.01U_0201_10V6K 49 PETN0/SATA_A- GPIO_4 50 M.2_SSD_RESET_N
PETP0/SATA_A+ PERST_N

1
51 52 SSD_CK_REQ_N +3VDX_SSD
53 GND CLKREQ_N 54 M.2_SSD_PE_WAKE_N +3VDX_SSD
7 CK_SRC4_M.2_SSD_DN REFCLKN PEWAKE_N
55 56
7 CK_SRC4_M.2_SSD_DP REFCLKP NC_56
57 58 @
GND NC_58

2
2 @
R369 C280
10K_0402_5% 0.1u_0201_10V6K
U36 @
1

1
KEY M 1 6
PIN59~PIN66 NC PIN SSD_SATA_PCIE_DET_R 2 NC1 Vcc 5
+3VDX_SSD 3 A NC2 4
GND Y SSD_SATA_PCIE_DET 6
74AUP1G04GF_SOT891-6_1X1
2

@ 67
R451 SSD_SATA_PCIE_DET_R 69 RESET_N 68 R450 1 @ 2 0_0402_5%
PEDET_PCIE/GND_SATA SSCLK SUS_CK 9,33
100K_0402_5% 71 70
73 GND 3V3 72
GND 3V3
1

75 74 R496 1 @ 2 0_0402_5%
USB3.0IND/GND_OTHER 3V3
2

77 76
R452 GND GND
B B
0_0402_5%

ELCO_246411067000883M
1

+3VDX_SSD

2
C248 @
U37 @ 0.1u_0201_10V6K
R455 1 @ 2 0_0402_5% 3 1
9,16,22,24,33 PLT_RST_N PLT_RST_N VDD 1
M.2_SSD_RESET_N_R 5
2 RST_CTRL_GPIO_N
10 M.2_SSD_WAKE_CTRL_N PWR_CTRL_GPIO_N
4
M.2_SSD_RST_N R381 1 @ 2 0_0402_5% DEVICE_WAKE_N 12 R456 1 @ 2 0_0402_5% M.2_SSD_RESET_N
M.2_SSD_PE_WAKE_N R383 1 @ 2 0_0402_5% 6 DEVICE_RST_N
RP25 8 NC
1 4 SATA0_TN_PCIE5_L0_TN 10 NC 9 R412 1 @ 2 0_0402_5%
6 SATA_TN0 NC WAKE_GPIO M.2_SSD_WAKE_N 4
2 3 SATA0_TP_PCIE5_L0_TP
6 SATA_TP0
7 11 R389 1 @ 2 0_0402_5% PCIE_WAKE_N
0_0404_4P2R_5% 13 GND PCIE_WAKE_N
PAD_GND

RP28 @ SLG7NT4129_QFN_2D5X2D5
2 3
5 PCIE5_L0_TN
1 4
5 PCIE5_L0_TP
0_0404_4P2R_5%

RP29
1 4 SATA0_RP_PCIE5_L0_RN
6 SATA_RP0
2 3 SATA0_RN_PCIE5_L0_RP
6 SATA_RN0
0_0404_4P2R_5%

RP30 @ M.2_SSD_PE_WAKE_N R458 1 @ 2 0_0402_5%


PCIE_WAKE_N 9,22,33
A 1 4 A
5 PCIE5_L0_RP
2 3
5 PCIE5_L0_RN
0_0404_4P2R_5% LENOVO.CRDN
R457 1 @ 2 0_0402_5% M.2_SSD_RESET_N_R
6 M.2_SSD_RST_N
Title
NGFF SSD

2
Size Document Number
R372 @ C Rev V1.0
10K_0402_1%
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 21 of 37

1
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

+3VAUX
@
L32 1 2

BLM15BD221SN1D_2P VCCRTC VCCRTC_EC


+3VAUX_EC +3VAUX_EC
+3VALW R421 1 @ 2 0_0402_5%
L34 +3V
1 2
2 1 2 2 2 2 2 2 @ 1 2 C217
0_0402_5%

2
C218 C219 C220 C221 C222 C223 C224 C225 @ 0.1u_0201_10V6K

10U_0402_6.3V6M
R388

0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K
1 2 1 1 1 1 1 1 R387 1 2 0_0402_5%
0_0402_5%
D +3VAUX_EC D

1
2
C226
+3VAUX_EC
0.1u_0201_10V6K
1
Should have a 0.1uF capacitor close to every

D10
K10
GND-VCC pair + one larger cap on the I2C0_SCL_HUB R417 1 2 10K_0402_5%

D4
D5
K5

K4
E4

E9
J4

J5
supply. U22 I2C0_SDA_HUB R440 1 2 10K_0402_5%
+3VAUX_EC * Recommended net "+3VAUX"

VBAT

VCORE

VSTBY
VSTBY
VSTBY
VSTBY
VSTBY
VCC

AVCC
VSTBY(PLL)
and "RTCVCC" minimum trace RP9
width 12mils.

1
EC_SMB_CLK 1 4
R392 EC_SMB_DAT 2 3
10K_0402_5%
2 1 H4 M5 2.2K_0404_4P2R_5%
H_RCIN_N 4 SDM10U45LP-7_DFN1006-2-2 D3 G2 KBRST#/GPB6 PWM0/GPA0 N5 SYS_PWROK 9,16
4 INT_SERIRQ SERIRQ/GPM6 PWM1/GPA1 PWR_LED 33

2
H1 M6 R453 1 2 0_0402_5%
WRST# MIN 10us 10,33 LPC_FRAME_N LFRAME#/GPM5 PWM2/GPA2 PWM2_TML 33
H2 N6 PM_BATLOW_N LID_PAD_N R395 2 1 100K_0402_5%
10,33 LPC_AD3 LAD3/GPM3 PWM3/GPA3
1 J1 PWM K6 test1 R390 1 2 10K_0402_5%
10,33 LPC_AD2 LAD2/GPM2 PWM4/SMCLK5/GPA4 I2C0_SCL_HUB 4
C227 J2 J6 PWM2_TML R397 2 @ 1 100K_0402_5%
10,33 LPC_AD1 LAD1/GPM1 PWM5/SMDAT5/GPA5 I2C0_SDA_HUB 4
K1 M7 TACH2_TML R398 2 @ 1 100K_0402_5%
10,33 LPC_AD0 LAD0/GPM0 PWM6/SSCK/GPA6 CODEC_PD_N 33
1U_0402_10V6K K2 LPC K7 H_PROCHOT
2 7 CLK_PCI_LPC L1 LPCCLK/GPM4 PWM7/RIG1#/GPA7 C2 R396 1 2 0_0402_5%
WRST# TMRI0/GPC4 PCIE_WAKE_N 9,21,33
2 1 L2 E1
4 KBSMI_N ECSMI#/GPD4 TMRI1/GPC6 WIN8_BUTTON_INT_N 24
2
SDM10U45LP-7_DFN1006-2-2 1
D6 M2 +3VALW
9,16 PCH_PWRBTN_N PWUREQ#/BBO/SMCLK2ALT/GPC7
R391 1 2 SDM10U45LP-7_DFN1006-2-2 D4 M1 G10
9 SUS_STAT_N LPCPD#/GPE6 ADC0/GPI0 SUS_PWR_ACK_R 9
0_0402_5% R399 1 2 0_0402_5% M4 G13
+3V 9,16,21,24,33 PLT_RST_N LPCRST#/GPD2 ADC1/SMINT0/GPI1 MBAT_PRES_N 30,33
2 1 N4 G12
8 SCI_N ECSCI#/GPD3 ADC2/SMINT1/GPI2 KBLED_PWR_EN_EC 26
SDM10U45LP-7_DFN1006-2-2 D5 F1 ADC F9 R427 1 2 0_0402_5% NOVO_BTN_N R402 1 2 10K_0402_5%
29,33 WALKPORT_EN GA20/GPB5 ADC3/SMINT2/GPI3 NGFF_WIFI_PWR_EN 9,33
F13

1
U19
6
IT8386VG/CX ADC4/SMINT3/GPI4
ADC5/DCD1#/GPI5
F10
F12
R404 1 2 0_0402_5%
IMVP_VR_ON 32
CAP_LED 33
NBSWON_N R405 1 2 10K_0402_5%

H_PROCHOT 2
NC1

A
VCC

Y
4
H_PROCHOT_N 11,29,30,32 33 MX0
J12
KSI0/STB#
VFBGA128 ADC6/DSR1#/GPI6
ADC7/CTS1#/GPI7
E13 R487 1 2 0_0402_5% CLT3 33
SUSB_N 9
AUXON R406 2 1 100K_0402_5%

J13 D12 PMIC_INTERAP R485 2 1 100K_0402_5%


33 MX1 KSI1/AFD# DAC2/TACH0B/SMINT6/GPJ2 VOLUME_UP_N 33
1

Lenovo
5 3 2 J9 C13
NC2 GND 33 MX2 KSI2/INIT# DAC3/TACH1B/SMINT7/GPJ3 VOLUME_DOWN_N 33
H12 DAC B13
R445 74AUP1G06GF_SOT891-6_1X1 C235 33 MX3 H9 KSI3/SLIN# DAC4/DCD0#/GPJ4 C12 AC_PRESENT MBATLED_ORANGE 33
100K_0402_5% 33 MX4 H10 KSI4 DAC5/RIG0#/GPJ5 R423 1 @ 2 0_0402_5% LCD_PWM_INT
47P_0201_25V8 33 MX5 KSI5
C 1 H13 A11 C
33 MX6 KSI6 PS2CLK0/TMB0/CEC/GPF0 PMIC_SLP_N 29
2

33
33
MX7
MY0
G9
M8 KSI7
KSO0/PD0
PS2DAT0/TMB1/GPF1
SMCLK0/GPF2
B11
A10
EC_SMB_CLK
R415 1 2 0_0402_5%

24,29,30,31,32,33
LCD_BL_PWM_PCH 8,24 For Deep S3
J7 Int. K/B PS2 B10 EC_SMC_WAKE_SCI_N 1 2
33 MY1 KSO1/PD1 SMDAT0/GPF3 SMC_WAKE_SCI_N 4
N9 D9 EC_SMB_DAT 24,29,30,31,32,33 @ D7
33 MY2 M9 KSO2/PD2 Matrix PS2CLK2/SMINT10/GPF4 B9
ALS_INT_N 24
SDM10U45LP-7_DFN1006-2-2
33 MY3 KSO3/PD3 PS2DAT2/SMINT11/GPF5 PMIC_INTERAP 29
K8 R409 1 2 0_0402_5%
33 MY4 KSO4/PD4 VBL_INTERAP 24
J8 EXTERNAL SERIAL FLASH A9 AC_PRESENT 1 2
33 MY5 KSO5/PD5 GPH3/ID3/YM CLT1 33 AC_PRESENT_R 9
N10 B8 RP10 D8
33 MY6 KSO6/PD6 GPH4/ID4/YP FAN_PWR_EN 31
M10 A8 1 4 SDM10U45LP-7_DFN1006-2-2
33 MY7 KSO7/PD7 GPH5/ID5/DM USB_PN7 5
N11 B7 2 3 PM_BATLOW_N 1 2
33 MY8 KSO8/ACK# GPH6/ID6/DP USB_PP7 5 PM_BATLOW_N_R 9
K9 @ D9
33 MY9 N12 KSO9/BUSY A7 EC_SCE_N 0_0404_4P2R_5% +3VDX_SENSORHUB SDM10U45LP-7_DFN1006-2-2
33 MY10 N13 KSO10/PE FSCE#/GPG3 B6 EC_SI
33 MY11 M13 KSO11/ERR# FMOSI/GPG4 A6 R707 1 2 1.5K_0402_5%
33 MY12 KSO12/SLCT SPI Flash ROM FMISO/GPG5
EC_SO
+3VALW R438 1 2 0_0402_5% L12 B5 EC_SCK
30 DCIN_USB_EN 33 MY13 KSO13 FSCK/GPG7
L13
33 MY14 K12 KSO14
33 MY15 K13 KSO15 A4 AC_IN_N R419 1 @ 2 0_0402_5% AC_IN
24 EC_LCD_BL_EN KSO16/SMOSI/GPC3 AC_IN#/GPB0
U20 J10 UART A3
24 EC_EDP_VDD_EN KSO17/SMISO/GPC5 LID_SW#/GPB1 MXLID_N 24
1 6 +3V
2 NC1 Vcc 5 B4 A13
30 AC_IN A NC2 PWRSW#/GPB3 EGAD/GPE1 PM_RSMRST_N 9
3 4 AC_IN_N 16,33 NBSWON_N 1 @ 2 0_0402_5% A2 SM Bus A12 R418 1 2 0_0402_5%
GND Y XLP_OUT/GPB4 EGCS#/GPE2 AUXON 22,29,31
22,29,31 AUXON R420 B3 B12 ROTATION_LOCK_N R425 1 2 100K_0402_5%
10 EC_SMB_CLK1 SMCLK1/GPC1 EGCLK/GPE3 MAINON 28,29,31
74AUP1G04GF_SOT891-6_1X1 B2 R429 2 1 0_0402_5%
10 EC_SMB_DAT1 SMDAT1/GPC2 USB_ID_N 30
R426 1 2 43_0402_5% B1 GPIO D13 R424 1 2 0_0402_5% VOLUME_UP_N R436 1 2 10K_0402_5%
11 PECI_EC SMCLK2/PECI/GPF6 SMINT5/GPJ1 EC_SENSOR_INT 4
C1 E7 test1
9 PCH_SUSACK_N E8 SMDAT2/PECIRQT#/GPF7 SSCE0#/GPG2 E6 @ R482 2 10_0402_5% VOLUME_DOWN_N R437 1 2 10K_0402_5%
28,29,31,33 SUSON CRX1/SIN1/SMCLK3/GPH1/ID1 SSCE1#/GPG0 EC_EDP_VDD_EN_ISCT 24
R448 1 2 0_0402_5% D7 D6 EC_SMC_WAKE_SCI_N
28 ALL_SYS_PWRGD CTX1/SOUT1/SMDAT3/GPH2/ID2 DSR0#/GPG6 A5 R431 1 2 0_0402_5% TACH2_TML R416 2 1 100K_0402_5%
+3VALW DTR1#/SBUSY/GPG1/ID7 D1 NOVO_BTN_N 33
CRX0/GPC0 D2 MBATLED_WHITE 33
R432 1 2 0_0402_5% A1 CTX0/TMA0/GPB2 N1 PM_PCH_PWROK 9
VSTBY0 RI1#/GPD0 PM_SLP_S0_N 4,9
R433 1 2 0_0402_5% E2 N3
9 SUSC_N PWRSW#/GPE4 RI2#/GPD1 LID_PAD_N 33
2 1 WAKE UP E12 R473 1 2 0_0402_5%
TACH2/SMINT4/GPJ0 1.2VSUS_PWRGD 28,29
C229 C230 M12
TACH1A/TMA1/GPD7 EC_PSR 24
M11 R454 1 2 0_0402_5%
TACH0A/GPD6 TACH2_TML 33
0.1u_0201_10V6K

N7 M3 R443 1 2 0_0402_5% test1 R411 1 2


2.2U_0402_6.3V6M

MCU_I2C_SDA_OUT 23 @ 10K_0402_5%
1 2 24 PSR_BL_EN GINT/CTS0#/GPD5 L80LLAT/SMDAT4/GPE7
N8 GPIO N2 R441 1 2 0_0402_5% MCU_I2C_SCL_OUT 23
33 ROTATION_LOCK_N RTS1#/GPE5 L80HLAT/BAO/SMCLK4/GPE0
D8 ALL_SYS_PWRGD C233 2 1 0.1u_0201_10V6K
9 PM_CLKRUN_N CLKRUN#/GPH0/ID0
B CLK_PCI_LPC R444 2 1 1 2 B
R447 1 2 470K_0402_5% G1 33_0402_5%
F2 CK32KE/GPJ7
CK32K/GPJ6 Clock C234 10P_0201_25V8G
32.768KHZ_9PF_CM8V-T1A
Y3
1

2 1
1 1 10K_0402_5%
R442

AVSS
VSS

VSS
VSS
VSS
VSS
VSS
C231 C232 @
2

12P_0402_50V8J 12P_0402_50V8J RP5


2 2 EC_SCE_N 1 8
PCH_SCE0_N 10
E5

H5
F4
F5
G4
G5

E10
IT8386VG-CX_VFBGA EC_SO 2 7
PCH_SO 10
EC_SI 3 6
PCH_SI 10
EC_SCK 4 5
PCH_SCK 10
0_0804_8P4R_5%

J3
1 2
EC_AGND
JUMPER
EC_AGND

@ U42

Note 1 : Since all GPIO belong to VSTBY power domain, and I2C0_SDA_HUB 1
ICSPDAT/RA0 RA3/MCLR/VPP
6 R428 1 @ 2 0_0402_5% LCD_BL_PWM_PCH

2 5 R439 1 2 0_0402_5%
there are some special considerations below: VSS VDD
@ +3VAUX_EC
I2C0_SCL_HUB 3 4 LCD_PWM_INT
(1) If it is output to external VCC derived power domain ICSPCLK/RA1 RA2

circuit, this signal should be isolated by a diode such as PIC10LF322_2D9X2D7


EC_SMB_DAT
KBRST# and GA20. EC_SMB_CLK
LCD_BL_PWM_PCH
TP62
TP54
TESTPAD
TESTPAD

(2) If it is input from external VCC derived power domain LCD_PWM_INT


TP55
TP61
TESTPAD
TESTPAD

circuit, this external circuit must consider not to float +3VAUX_EC TP53 TESTPAD

A
the GPIO input. A

Note 2 : LENOVO.CRDN

(1) Each input pin should be driven or pulled. Title


EC BIOS

(2) Each output-drain output pin should be pulled. Size


Custom
Document Number
BDW CRESENT BAY
Rev V1.0

Date: Monday, July 21, 2014 Sheet 22 of 37


"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

+3VDX_SENSORHUB +3VDX_SENSORHUB
D D
C627 2 1 0.1u_0201_10V6K

2
R588 R603
U34 1K_0402_5%
1K_0402_5%
1 8
VCCA VCCB

1
22 MCU_I2C_SCL_OUT 2 7 MCU_I2C_RE_SCL 24
A1 B1

22 MCU_I2C_SDA_OUT 3 6 MCU_I2C_RE_SDA 24
A2 B2
4 5
GND OE

TXS0102DQER_1P4X1

SLAVE I2C ADDRESS:0x19

+3VDX_SENSORHUB

+3VDX_SENSORHUB

C C

U35
1 12 MCU_I2C_SCL_OUT
MCU_I2C_SDA_OUT 2 SDO SCL 11
3 SDA PS 10
4 VDDIO CSB 9
5 NC GND 8
6 INT1 GNDIO 7
INT2 VDD
2
2 BMA255_LGA12_2X2 C636
C635 @

0.1u_0201_10V6K
0.1u_0201_10V6K 1
1

B B

A A

LENOVO.CRDN
Title
SENSOR
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 23 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

3
+3VALW +3VAUX
Q5B +3V
AO5804EL_SC89-6

1
5
R468
100K_0402_5%
4

2
D10

6
R464 1 2 1K_0402_5% 1 2 SDM10U45LP-7_DFN1006-2-2 PCH_LCD_BL_EN_R U89 @ U29
22 MXLID_N

6
Vcc
2 2 PCH_LCD_BL_EN_R 2

VCC
5 A 4 ISCT_BL_EN_R 2
D 6 NC Y A D
C216 C246 R472 1 @ 2 0_0402_5% 1 4 LCD_BL_EN_R
22 EC_LCD_BL_EN B Y

Gnd
0.1u_0201_10V6K 0.1u_0201_10V6K 1

GND
1 Q5A 1 5 B 74AUP1G32GF_SOT891-6_1X1
NC

1
2 AO5804EL_SC89-6 74AUP1G08GF_SOT891-6_1X1
4 FPBACK

3
@

3
R478
33 LID_30_N
100K_0402_5%
1 22 PSR_BL_EN

2
8,24 LCD_BL_EN R479 1 2 10K_0402_5% PCH_LCD_BL_EN_R
1

2
R469 C247 ISCT_BL_EN_R R459 1 @ 2 0_0402_5% LCD_BL_EN_R
100K_0402_5% 0.1u_0201_10V6K +3V
1 22 EC_EDP_VDD_EN
+3V PCH_LCD_BL_EN_R R475 1 2 0_0402_5% ISCT_BL_EN_R
2

+3VAUX

2
@ @ U90

6
R5 R6 @

6
1K_0402_5% 1K_0402_5% U91

VCC
2

Vcc
A

1
2 4 EDP_VDD_EN_R 28,31
22 EC_EDP_VDD_EN_ISCT A Y +3VSUS_S0
5 4 EDP_VDD_EN_R1 1

GND
LCD_BL_EN 1 NC Y 5 B 74AUP1G32GF_SOT891-6_1X1
8,24 LCD_BL_EN 8 EDP_VDD_EN B NC

Gnd
R8 1 2 0_0402_5% LCD_PWM_BKLT
8,22 LCD_BL_PWM_PCH

3
1
74AUP1G08GF_SOT891-6_1X1

3
R471 WIN8_BUTTON_INT_N R394 1 2 10K_0402_5%
100K_0402_5%
+3VDX_EDP
+3VDX_TOUCHPANEL

2
JP19
C 1 +3V_AUD C
1
1

2
33 DMIC_CLK 2
@ R461 3
33 DMIC_DATA 3
R498 10K_0402_5% R40 1 2 0_0402_5% 4
4 I2C1_SCL 4
100K_0402_5% @ R47 1 @ 2 0_0402_5% +3VDX_TOUCHPANEL 5
5 USB_PN5 5
I2C_SCL_R 6
6
2

R64 1 @ 2 0_0402_5% I2C_SDA_R 7


5 USB_PP5 7
R460 2 @ 1 0_0402_5% EC_PSR_R EDP_VDD_EN R692 1 2 0_0402_5% EDP_VDD_EN_R1 R66 1 2 0_0402_5% TOUCHPANEL_INT_R 8
22 EC_PSR 4 I2C1_SDA 8
4 TOUCH_PANEL_INTR_N_LS R41 1 2 0_0402_5% TOUCHPANEL_RST_R 9
R53 1 2 0_0402_5% 10 9
4 TOUCH_RST_N +3VSUS_S0 10
1

TOUCH_RST_N EC_SMB_CLK_DEV2 11
R462 EC_SMB_DAT_DEV2 12 11
13 12
10K_0402_5% 22 WIN8_BUTTON_INT_N 13
@ 14
15 14
+3VDX_SENSORHUB 15
2
1

16
23 MCU_I2C_RE_SCL 16
@ 17
23 MCU_I2C_RE_SDA 17
R465 +3VDX_SENSORHUB R474 1 210K_0402_5% ALS_INT_R 18
100K_0402_5% R695 1 2 0_0402_5% 19 18
VIN V_BL_LED 22 ALS_INT_N R697 1 2 CAMERA_PWR 20 19
+3VDX_CAMERA_FPS 2 20
2

0_0402_5% 21
PU9 C253 22 21
5 USB_PN6 22
0.1u_0201_10V6K 23
1 5 USB_PP6 23
1 10 L41 1 2 0_0402_5% 24
VIN1 VOUT2 25 24
V_BL_LED 25
26

10U_0603_10V
2 26

1
2 9 27

C320
+5V VIN2 VOUT1 C250 28 27
PR82 EC_PSR_R 29 28
0.1u_0201_10V6K 29

2
1 2 3 RT9738A 8 PR80 1 2 0_0402_5% EDP_VDD_EN_R 1 LCD_PWM_BKLT 30
0_0402_5% VDD EN LCD_BL_EN_R 31 30
32 31
32
1

EC_SMB_DAT 0_0402_5% 2 1 R86 4 7 33


DATA ADDRESS +3VAUX 34 33
R467 35 34
EC_SMB_CLK 0_0402_5% 2 1 R87 5 6 100K_0402_5% EDP_HPD_OUT 36 35
GND

CLK INT# 37 36
37
2
2

38
B
PR90 39 38 61 B
39 GND
11

100K_0402_5% 40 62
R696 1 2 0_0603_5% EDP_PWR 41 40 GND
+3VDX_EDP 41
42
42
1

43
44 43
VBL_INTERAP 22 1 2 44
C319 45
C249 C214 1 2 0.1u_0201_10V6K AUX_DN_R 46 45
2 EDP_AUX_DN 46
10U_0402_6.3V6M C213 1 2 0.1u_0201_10V6K AUX_DP_R 47
2 1 2 EDP_AUX_DP 47
48

0.1u_0201_10V6K
C212 1 2 0.1u_0201_10V6K TX0_DP_R 49 48
+3VDX_EDP 2 EDP_TX0_DP 49
C211 1 2 0.1u_0201_10V6K TX0_DN_R 50
2 EDP_TX0_DN 50
51
C210 1 2 0.1u_0201_10V6K TX1_DP_R 52 51
2 EDP_TX1_DP 52
C205 1 2 0.1u_0201_10V6K TX1_DN_R 53
+1.8V 2 EDP_TX1_DN 53
54
54
1

C204 1 2 0.1u_0201_10V6K TX2_DP_R 55


2 EDP_TX2_DP 55
R499 C203 1 2 0.1u_0201_10V6K TX2_DN_R 56
2 EDP_TX2_DN 56
200K_0402_5% 6 @ 57
57
2

R497 Q6A C3 1 2 0.1u_0201_10V6K TX3_DP_R 58


2 EDP_TX3_DP 58
1

AO5804EL_SC89-6 R466 1 2 0_0402_5% C2 1 2 0.1u_0201_10V6K TX3_DN_R 59


U41 2 EDP_TX3_DN 59
2

R484 R488 60
6 1 2 60
10K_0402_5% OE GND 10K_0402_5%
0_0402_5% +5V
1

5 2
VREFB VREFA
2

EC_PSR 4 3 EC_PSR_R 1 KYOC_046287660011868+_60P


B1 A1 5

NVT2001GM_1P54X1
+3V 4 3 EDP_HPD_OUT
+3VSUS 8 EDP_HPD
@ 9,16,21,22,33 PLT_RST_N R88 1 @ 2 0_0402_5% TOUCHPANEL_RST_R
Q6B
AO5804EL_SC89-6
U38
1

@
1 8 +3V
VCCA VCCB
A RP21 @ R573 A
2 7 EC_SMB_CLK_DEV2 1 4 100K_0402_5%
22,29,30,31,32,33 EC_SMB_CLK A1 B1 2 3
2

3 6 EC_SMB_DAT_DEV2 LENOVO.CRDN
22,29,30,31,32,33 EC_SMB_DAT A2 B2 10K_0404_4P2R_5%
4 5 +3VSUS Title
GND OE
EDP/CAMERA
TXS0102DQER_1P4X1 Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 24 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A A

LENOVO.CRDN
Title
THERMAL SENSOR
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 25 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

+3VDX_TCH_PAD

1
R74
100K_0402_5%
+3VDX_TCH_PAD JP9

2
D D
6 8
5 6 G2 7
R470 1 2 0_0402_5% 4 5 G1
4 TOUCHPAD_INTR_N 4
3
4 I2C0_SDA_TCD 3
2
4 I2C0_SCL_TCD 2
1
1
1
C384
ACES_50505-00641-001

2
4.7U_0402_6.3V6M
2 D11

2
AZ5A25-01F_0201-2

1
1
+5V +5VDX_LED +5VDX_LED
U33
JP14
A2 A1 R493 1 2 0_0402_5% 1 5
VIN VOUT 2 1 G1
3 2
4 3 6

0.1u_0201_10V6K
4 G2

1
R526 1 2 0_0402_5% B2 B1 KRYO_046299604120846+

PC122
22 KBLED_PWR_EN_EC ON GND

2
C C
TPS22913CYZVR

B B

A A

LENOVO.CRDN
Title
TP SWITCH THERMAL
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 26 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A A

LENOVO.CRDN
Title
PWR LED CONN
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 27 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

D D

+5VAUX +1.5V +5VAUX +3VDX_EDP

1
PR1 PR2 PR4 PR3
100K_0402_5% 22_0402_5% 100K_0402_5% 22_0402_5%

2
6 3 6 3
PQ1A PQ1B PQ18A PQ18B

PR17 PR145
1 2 2 5 1 2 2 5
22,29,31 MAINON 24,31 EDP_VDD_EN_R
0_0402_5% 0_0402_5%
AO5804EL_SC89-6 AO5804EL_SC89-6 AO5804EL_SC89-6 AO5804EL_SC89-6
1 4 1 4

C C

+5VAUX +1.2VSUS +1.8VSUS +5VAUX +3VDX_SSD


2

1
PR7 PR8 PR9 PR76 PR50
100K_0402_5% 22_0402_5% 22_0402_5% 100K_0402_5% 22_0402_5%
1

2
6 3
6 3 PQ4A PQ4B 6 3
PQ3A PQ3B PQ17A PQ17B

PR36 2 5 @ PR88
1 2 2 5 1 2 2 5
22,29,31,33 SUSON 4,29 SATA_PWR_EN
0_0402_5% AO5804EL_SC89-6 AO5804EL_SC89-6 0_0402_5%
AO5804EL_SC89-6 AO5804EL_SC89-6 1 4 AO5804EL_SC89-6 AO5804EL_SC89-6
1 4 1 4
PR147
MAINON 1 2

0_0402_5%

B B

+3V

PR10
1 2
22,29 1.2VSUS_PWRGD
6

0_0402_5% PU1
Vcc

2
+3V 5 A 4
1 NC Y ALL_SYS_PWRGD 22
B
Gnd

PR12
3
6

PR11 PU2 74AUP1G08GF_SOT891-6_1X1 1M_0402_5%


1 2
Vcc

29 1.5V_PGD
2
A
2

0_0402_5% 5 4
1 NC Y
B
Gnd

PR13
1 2
29 1.05VAUX_PWRGD
74AUP1G08GF_SOT891-6_1X1
3

0_0402_5%

A A

LENOVO.CRDN
Title
Discharge
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 28 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

+1.05VAUX

1
VIN PJ3
5A VTT_EN_PMIC

1
JUMP_43X79 1P8V_EN_PMIC

WALKPORT_EN_PMIC

2
PL3001

2
1 2 SSD_EN_PMIC

0.1u_0201_10V6K
1
1UH_PCMB042T-1R0MS_4.5A_20%

1
+ PC89 VDDQ_EN_PMIC

PC1

0.1u_0201_10V6K
22U_0805_6d3V6K
1

330U_B2_2VM_R15M
1

1
@1 PR14 2 + 1P5_EN_PMIC

PC5

PC6
22,28,31 MAINON

2
0_0402_5% 2

PC4
47U_B2
3VALW_EN_PMIC
PD1

2
@ 2
28 1.05VAUX_PWRGD VIN
1 2 SDM10U45LP-7_DFN1006-2-2 5VAUX_EN_PMIC
D D

0.22U_0603_25V7K
1 PR15 2 1 PR16 20_0402_5% VTT_EN_PMIC 1P05AUX_EN_PMIC
11 DDR_VTT_PG_CTRL
0_0402_5%
2 1 1P8V_EN_PMIC MSTR_EN_PMIC

0.1u_0201_10V6K
22,28,31,33 SUSON

1
PR18 0_0402_5%

PC7

1
+3VPMIC 2 1 WALKPORT_EN_PMIC

PC8

0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K

0.1u_0201_10V6K
22,33 WALKPORT_EN
PR19 2 @ 1
0_0402_5% SSD_EN_PMIC @
4,28 SATA_PWR_EN

1
MAINON PR20 2 1
0_0402_5%

PC11

PC19

PC20

PC12

PC13

PC14

PC15

PC16

PC17

PC21
2
PR136 0_0402_5% +5VAUX
SUSON 2 1 VDDQ_EN_PMIC PL8

0.22U_0603_25V7K

2
2
PR21 0_0402_5% 1 2 2A

0_0402_5%
PJ4
MAINON 2 1 1P5_EN_PMIC @ @ @ @ @ @ @ @ @ @

PR23
PR22 0_0402_5% SPV-YT12N2R2N-O1 1 2
1 2

1
2 1 3VALW_EN_PMIC

PC18

0.1u_0201_10V6K

22U_0805_6d3V6K

22U_0805_6d3V6K
PR24 0_0402_5%
JUMP_43X79

1
2 1 5VAUX_EN_PMIC

PC22
+3VALW

2
PR25 0_0402_5%

PC23

PC24
2 1 1P05AUX_EN_PMIC
22,31 AUXON

2
PR26 0_0402_5%

2
2 1 MSTR_EN_PMIC

0_0402_5%
5VAUX_PGD

2
PR27 0_0402_5% +5VPMIC

0_0402_5%
PR28

PR29
PC25 VIN

1
10U_0603_10V

10U_0603_10V

10U_0603_10V

10U_0603_10V

10U_0603_10V
1

1
+1.8VSUS 1 2

PC26

PC27

PC28

PC55

2
1_0402_5%
H10
K10
K11

L10
L11
J10
J11
2A +3VPMIC

G8

G3

PR30
C5

H8

H7

H4

D2
K4

E4

B8

B7

K7
K8
K9

K1
K2
K3

E9
F7

F3

F9

L7
L8
L9

L1
L2
L3

L6
J7

J9

J8

J4
J1
J2
J3
PJ5

2
PL3 PR31
1 2 1 2 1 2 2 PR32 1 100K_0402_1%

1P8_PWRGD

EN_5AX
EN_3DX

EN_3VS
EN_5WP

PG_5AX
VIN_5AX
VIN_5AX
BT_5AX
PH_5AX
PH_5AX
PH_5AX
PGND_5AX
PGND_5AX
PGND_5AX
FB_5AX

LDO_BYP
EN_VTT
EN_1P05

EN_1P5
EN_VDDQ

EN_1P8

PG_1P05
VIN_1P05
VIN_1P05
VIN_1P05
BT_1P05
PH_1P05
PH_1P05
PH_1P05
PH_1P05
PH_1P05

PVCC_D2
PVCC_E9
EN_MSTR

PGND_1P05
PGND_1P05
PGND_1P05
PGND_1P05
PGND_1P05
FB_1P05

PVCC_G3
PVCC_H10
1 2 SPV-YT12N2R2N-O1 0_0402_5%
22U_0805_6d3V6K

1
PC29
0.1u_0201_10V6K

JUMP_43X79
1

0.22U_0603_25V7K C6
AVCC
1

1
L5
PC31

PC30

AVCC PR72

10U_0603_10V

10U_0603_10V
2

1
200K_0402_1%

PC32

PC33
2

C7
G9 AGND D6
C C
PG_1P8 AGND

2
H11 E6 VIN
VIN H9 VIN_1P8 AGND H6
G10 BT_1P8 AGND J5
PC34 PH_1P8 I2C_VCC
@ 0.1u_0201_10V6K G11 5VAUX_EN_PMIC
0.1u_0201_10V6K

1 2 G7 PGND_1P8
10U_0603_10V

10U_0603_10V

10U_0603_10V

10U_0603_10V

10U_0603_10V
0.1u_0201_10V6K 0.1u_0201_10V6K

22U_0805_6d3V6K 22U_0805_10V6K
FB_1P8
1

1
J6
PC77

PC74

PC35

PC36

PC37

PC86
V1P8 +3VALW

PC38

PC40
1

1
Lenovo
G4 3VALW_PGD
PG_3DX
2

2
5VWAP_PWRGD E8 H1 PC41
D11 PG_5WP VIN_3DX H2 0.22U_0603_25V7K
VIN_5WP VIN_3DX

2
+5VDX_WALKPORT
PC42
1 2 2
PR34
1
D10
D9 VIN_5WP ISL95905 BT_3DX
H3
G1
1
PR33
2
0_0402_5%
2 1
PL4
PJ6 3A
PJ7 2.2UH_SPS-04AEN2R2M-M1_3A_20% PL5 E11 BT_5WP PH_3DX G2 1 2 1 2

22U_0805_6d3V6K
PH_5WP PU3 PH_3DX 1 2
3A 1
1 2
2 1 2 0_0402_5% E10
PH_5WP PGND_3DX
F1 2.2UH_SPS-04AEN2R2M-M1_3A_20%

1
0.22U_0603_25V7K F11 F2

PC43
0.1u_0201_10V6K

22U_0805_6d3V6K

22U_0805_6d3V6K

F10 PGND_5WP PGND_3DX F4 JUMP_43X79

PC46

PC44
JUMP_43X79 PGND_5WP FB_3DX
1

F8 H5 1 2
PC47

FB_5WP V3P3

2
PC45 0.1u_0201_10V6K
PC48

PC49

VIN
2

E3 1.5V_PGD PC50
PG_1P5 D1 0.22U_0603_25V7K
VIN_1P5

1
D3 1 2 2 1 PL6

PC51
10U_0603_10V
BT_1P5 E2 PR35 0_0402_5% 1 2
+3VPMIC VIN PH_1P5 E1

22U_0603_4V6M
PGND_1P5

2
1
E5 SPV-YT12N2R2N-O1
FB_1P5

PGND_VDDQ
PGND_VDDQ
PGND_VDDQ
PGND_VDDQ
PGND_VDDQ
L4 1A

PC52
VSYS
PGND_3VS
PGND_3VS
PGND_3VS

PGND_VTT
TEMP_ALT

VIN_VDDQ
VIN_VDDQ
VIN_VDDQ
PG_VDDQ
PH_VDDQ
PH_VDDQ
PH_VDDQ
PH_VDDQ
PH_VDDQ
10U_0603_10V

FB_VDDQ

BT_VDDQ

VTT_OUT

2
I2C_DAT

VIN_3VS
VIN_3VS
I2C_CLK
2

I2C_ALT

@ PG_3VS
PH_3VS
PH_3VS
PH_3VS
PC53

PC54

FB_3VS

BT_3VS

FB_VTT
0.1u_0201_10V6K

VTT_IN
+1.5V
CNFG
DDR0
DDR1
CS#

PR135
2

100K_0402_1% PR37
1 2
1

G5

K6
K5
F5
F6

D7
E7

G6

D8
A11
A10
A9
B11
B10
0_0402_5% B9
1 C9
C11
C10
3VSSD_PWRGD C8

D5
A5
A4
A3
A2
A1
B5
B4
B3
B2
B1
C4
C3
C2
C1
D4

A8
A7
B6
A6
+1.2VSUS +0.6V 0_0603_5%
PR77
1

R414 1 2 0_0402_5% 1 2
0_0402_5%

PR38

B 22 PMIC_SLP_N B
PR39

22U_0603_4V6M
10U_0402_6.3V6M
1

1
0_0603_5%
0.22U_0603_25V7K

PR79 2 @ 1 0_0402_5% PMIC_HOT

PC56

PC57
1.2VSUS_PWRGD
11,22,30,32 H_PROCHOT_N
2 2

1
R407 1 @ 2 0_0402_5% +3V +3VALW +3VALW

0_0402_5%
22 PMIC_INTERAP
2

2
2

PR40
22,24,30,31,32,33 EC_SMB_DAT
PC58

1WALKPORT_EN
22,24,30,31,32,33 EC_SMB_CLK

SUSON
1

2
DDR0
DDR1
0.22U_0603_25V7K
2
PC59

200K_0402_5%

200K_0402_5%

200K_0402_5%

200K_0402_5%

200K_0402_5%

200K_0402_5%

200K_0402_5%

200K_0402_5%
1

1
VIN

PR41

PR42

PR43

PR44

PR45

PR46

PR47

PR48
1

+3VDX_SSD 3A

2
PJ9 VIN
PL7 1 1.2VSUS_PWRGD 22,28
1 2 1 2
1 2 2.2UH_SPS-04AEN2R2M-M1_3A_20% + PC108 @ @ @ @ @ 1P8_PWRGD
0.1u_0201_10V6K

0.1u_0201_10V6K
22U_0805_6d3V6K

22U_0805_6d3V6K

JUMP_43X79
1

+3VAUX @ 5VWAP_PWRGD
PC60

PC63

2
PC61

PC62

0.1u_0201_10V6K

PL3000 47U_B2
3VALW_PGD
10U_0603_10V

10U_0603_10V
2

2
1

1 2
PC78

PC67

PC68

5VAUX_PGD
1UH_PCMB042T-1R0MS_4.5A_20%
2

1.05VAUX_PWRGD
200K_0402_5%

200K_0402_5%
1

1.5V_PGD 28
@
PR3035

PR3036

@ 3VSSD_PWRGD
2

+1.2VSUS
DDR0 DDR1
PJ10
A 5A 1 2
A
LENOVO.CRDN
200K_0402_5%

200K_0402_5%

1 2
1

Title
PR3038

PR3037

0.1u_0201_10V6K
22U_0805_6d3V6K

JUMP_43X79 1
PMIC
330U_B2_2VM_R15M

+
PC70

PC72

Size Document Number


PC71
2

C Rev V1.0
BDW CRESENT BAY
2

2
Date: Monday, July 21, 2014 Sheet 29 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

V_PATH_R

V_CHG

PR49
1 2

0.1U_0402_25V6
1
0.01_0805_LE_0.5%

10U_0805_25V6K
1

1
PC73 +

PC76
33U_D2_25VM_R60M

PC75
V_PATH
2

2
ADIN_1

D PQ5 D
IRFHM830TRPBF_PQFN
VIN
PQ6
1 1
2 2 5

5
5 3 3
4 PQ16
IRFHM831TRPBF_PQFN

0.1U_0402_25V6
2 PC81

2200P_0402_50V7K

1
AON7752 1 2

PC79

PC80
4
1 0.1U_0402_25V6 1 1

2
2

1
PC82

4.7_0402_5%
+ PC84 + PC85
PC83

PR51

3
2
1
1U_0603_25V7K
0.1U_0402_25V6 PR52 2 2
47U_B2 47U_B2 PQ8

1
1 2
AON7405_DFN
1
0_0402_5% PL10 PR53
6A 2

1
1 2 1 2 BAT_IN 3 5

430K_0402_1%
BAT

5
PR54

10U_0805_25V6K
0.047U_0402_25V7K
PQ15 1.5UH_EM-15AM05V02-L1_10A_20% 0.01_0805_LE_0.5%

1
PC90

PC92
IRFHM830TRPBF_PQFN

4
VREGN

PC91
2

2
+3VALW

1
ACDET PR55 PR56 4 0.1U_0402_25V6
4.02K_0402_1% 4.02K_0402_1% PC93 VREGN

1
PD5 1U_0402_10V6K

2
1

CHGVCC
PR57 1 2
PR60

2
68K_0402_1% PR58 PR59

3
2
1
1
SDM10U45LP-7_DFN1006-2-2 @ PR84 PR98 BGATE_N 1 2

0_0402_5%
0_0402_5% 0_0402_5%
CHRG_GND

PR61
100K_0402_5% 383K_0402_1%
2

0_0402_5%

1
@

1
PC94

1
CHRG_GND 1000P_0201_25V7K

2
2
PR86 PC95 PC96 +5VDX_WALKPORT

28

27

26

25

24

23

22

29

2
PU4 CHRG_GND 47K_0402_1% VUSB
0.1U_0402_25V6 0.1U_0402_25V6

VCC

PHASE

HIDRVE

REGN

LDODRV

GND

POWERPAD
BTST
CHRG_GND CHRG_GND 1

1
@
1 21 C281
+3VALW ACN NC PC97
CHRG_GND 0.1u_0201_10V6K
1 2 2
2 20 PR62 1 2 0_0402_5%
ACP SRP U40
C 0.1U_0402_25V6 6 1 C
3 19 PR63 1 2 0_0402_5% IN OUT
CMSRC SRN
2

5 2
PR64 GND ILIM
100K_0402_5% 4 18 BGATE_N VUSB_OPEN 0_0402_5% 2 1 R483 4 3
ACDRV BATDRV# EN FAULT# USB_OC_N2 5
PR65
7
USB_PN4 5 GND_PAD
1

1
5 BQ24770 17 1 2 BAT
22 AC_IN ACOK BAT USB_PP4 5
TPS2553DRV_SON6_2X2 R486

2
16K_0402_1%
10_0603_5%

1
ACDET 6 16 D13

2
ACDET CELL
JP23 AZ5315_0402-3

2
PC104 @

2
7 15 1
IADP BATPRES# MBAT_PRES_N 22,33 1
0.1U_0402_25V6 2

PROCHOT#
2 3
3

CMPOUT
7 4 USB_ID

3
G2 4

IDCHG

CMPIN
PMON
6 5 ADIN_C
G1 5

SDA

SCL

3
CHRG_GND
ACES_50278-00501-001

2
PC170 PC169 PC187 PC188
PF2

10

11

12

13

14
+3VALW
@ 2 1 1 2

1000P_0201_25V7K

1000P_0201_25V7K

0.1U_0402_25V6

0.1U_0402_25V6
ADIN ADIN_C
PR66

1
PL18

1
2 1 7A_32V_TR-3216FF7-R UPB201209T-800Y-N_2P

2.2_0805_5%
1
PR150
10K_0402_5%

2
PC186

PR9235
PR67 PC185 470K_0402_5%
100P_0201_25V8J

100P_0201_25V8J

100P_0201_25V8J

2
1 1 1 3M_0402_5% 0.1U_0402_25V6

1
0.1U_0402_25V6
PC98

PC99

PC100

10U_0805_25V6K
1
2 2 2

1
ADIN_1 VUSB

PC69
2
VUSB
PQ12

1
PQ10 PQ11 AON7405_DFN
PR68
PR122
10K_0402_5%
AC adapter 20V AON7405_DFN 2A AON7405_DFN 1
2 0_0402_5%
1 1 1 2 2A C282 1
11,22,29,32 H_PROCHOT_N
2 2 3 5 1

2
2A 5 3 3 5 +

220U_B2_6.3VM_R35M
1
C285
22,24,29,31,32,33 EC_SMB_DAT
BAT ADIN_1 @ PD7 0.1u_0201_10V6K

4
2 2

1
22,24,29,31,32,33 EC_SMB_CLK DFLZ5V6_2P

4
PC101

1
Q27 mount for muliti port PR69

2
2
0.47U_0402_25V6
B PR70 PC102 470K_0402_5% B

2
PR71

1
PD2 200K_0402_1% 0.1U_0402_25V6

2
J4 2 1 1 2 CHGVCC

2
1 2 +3VALW

1
SDM10U45LP-7_DFN1006-2-2 PR73
JUMPER 10_0603_5% PC103 100K_0402_5%

1
PD3 1U_0603_25V7K

2
2 1

1
PR75
SDM10U45LP-7_DFN1006-2-2
CHRG_GND 200K_0402_1% PD4 PR74

2
1 2 VUSB_OPEN
200K_0402_1%

2
SDM10U45LP-7_DFN1006-2-2 PD6

3
2 1
DCIN_USB_EN 22
SDM10U45LP-7_DFN1006-2-2

USB_ID 2 NTZD5110NT1G_SOT563-6 5VUSB_OPEN


PQ14A NTZD5110NT1G_SOT563-6

1
PQ14B
PR78 D12

2
AZ5725-01F_0402-2 PC115

2
200K_0402_1%

2
0.1U_0402_25V6

1
1
+3VALW

1
PR149
200K_0402_1%

2
USB_ID_N 22

3
A A

6
5
USB_ID 2 NTZD5110NT1G_SOT563-6
PQ19A
NTZD5110NT1G_SOT563-6
PQ19B
LENOVO.CRDN

4
1
Title
NVDC charger
Size Document Number
D Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 30 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

+5VAUX +5VAUX
+1.05VDX_MODPHY
PU5 PU6 +1.8V
PR102
PR81 PR83
1 4 1 2 0.9A 1 4 PL12 1 2 0_0402_5%
2 1 7 VDD S1 5 MAINON 2 1 2 VDD S
4 MPHY_PWREN ON S2 ON PC106

1
@ 0_0603_5% 2A

0.1u_0201_10V6K
0_0402_5% PC105 5 2 1

PC107
2 0.1u_0201_10V6K 0_0402_5% 3 CAP @
D1 +1.8VSUS D

2
+1.05VAUX 3 6 6 1000P_0201_25V7K
D2 GND GND

SLG59M1470VTR_FC-TDFN9_1P5X2
SLG59M301VTR_FC-TDFN8-6_1P5X2

+5VAUX 2A
D D
PU8 +5V
+5VAUX
PR85
1 4 PL13 1 2 0_0402_5%
PU7 +1.05V MAINON 2 1 2 VDD S
PJ12 ON PC109

PC110
0.1u_0201_10V6K
PR87
1 4 1 2 5 2 1
2 1 2 VDD S 1 2 0_0402_5% 3 CAP
22,28,29,31 MAINON ON PC111 +5VAUX D

2
4A 6 1000P_0201_25V7K
5 2 1 @ JUMP_43X79 GND

0.1u_0201_10V6K
0_0402_5% 3 CAP
+1.05VAUX D

1
6 1000P_0201_25V7K

PC112
GND
SLG59M301VTR_FC-TDFN8-6_1P5X2

2
SLG59M301VTR_FC-TDFN8-6_1P5X2

+1.8V_AUD
EC_SMB_CLK
22,24,29,30,32,33 EC_SMB_CLK
+3V EC_SMB_DAT +3V PR89 @
22,24,29,30,32,33 EC_SMB_DAT
+3VDX_SENSORHUB +3V_AUD 1 2 0_0402_5%
+1.8V +1.8V_AUD

1
PR118 @ @ PC114 0.5A
PR91 @ 0.1u_0201_10V6K
1 2 0_0402_5% 1 2 0_0402_5%

2
PR137 2 1 0_0402_5%
1

1
@ PC126 @ PC168
20

19

18

17

16

20

19

18

17

16
0.1u_0201_10V6K PU10 @ 0.1u_0201_10V6K PU16 @ +1.5V +1.5V_AUD
ADD3

SCL

ADD2

ADD3

SCL

ADD2
SDA

VDD

SDA

VDD
2

2
+3V +3V +1.8V PR138 2 1 0_0402_5%
1 15 1 15
VOUT2 VOUT3 VOUT2 VOUT3 +3V +3V_AUD
2 14 2 14 +3VDX_TCH_PAD
VIN2 VIN3 VIN2 VIN3
+3VDX_CAMERA_FPS 3 13 +3VDX_TOUCHPANEL 3 13 PR139 2 1 0_0402_5%
VIN VBIAS GND VIN VBIAS GND
TPS22993RLWR 0.8A +1.5V_AUD TPS22993RLWR 0.2A
0.8A 4 12 +3V PR92 @ +1.5V 4 12 +3V PR144 @ +3VDX_TCH_PAD
VIN1 VIN4 PR105 @ VIN1 VIN4
5 11 1 2 1 2 0_0402_5% 5 11 1 2 0_0402_5%
VOUT1 VOUT4 VOUT1 VOUT4 PR140 2 1 0_0402_5%

1
0_0402_5% 0.5A @ PC123
ADD1

ADD1
ON4

ON3

ON2

ON1

ON4

ON3

ON2

ON1
+3VDX_TOUCHPANEL
1

1
@ PC116 @ PC117 0.1u_0201_10V6K @ PC131
0.1u_0201_10V6K 0.1u_0201_10V6K 0.1u_0201_10V6K

2
C PR141 2 1 0_0402_5% C
2

10

10

2
+3V
+3VDX_SENSORHUB

PR142 2 1 0_0402_5%

PR96 2 @ 1 0_0402_5% I2C address 0xE0/1 I2C address 0xE2/3 +3VDX_CAMERA_FPS


4 TOUCHPANEL_EN
PR120 2 @ 1 0_0402_5%
4 TOUCHPAD_EN
PR143 2 1 0_0402_5%

PR121 2 @ 1 0_0402_5% +3V +3VSUS_S0

PCH_AUDIO_PWREN PR111 2 @ 1 0_0402_5% @ PR148 2 1 0_0402_5%


4 SENSHUB_PWR_EN

PR99 2 @ 1 0_0402_5%
4 USB2_CAM_PWREN
PR132 2 @ 1 0_0402_5%

+5VAUX
+1.05VDX_SATAMODPHY
PU13
PR93 3A +3V
+5VAUX
1 4 1 2 0.7A
PR103 2 1 0_0402_5% 7 VDD S1 5 PU11
6 GP35_SATAMPHYPC ON S2
1

MPHY_PWREN PR104 1 @ 2 0_0402_5% 0_0603_5%


PR95
PC121 1 4 PL14 1 2 0_0402_5%
2 0.1u_0201_10V6K 1 2 2 VDD S

0.1u_0201_10V6K
D1 22,28,29,31 MAINON ON PC118
2

+1.05VAUX 3 6 @ @
D2 GND

1
5 2 1

PC119
0_0402_5% 3 CAP
+3VAUX D
SLG59M1470VTR_FC-TDFN9_1P5X2 6 1000P_0201_25V7K
GND

2
SLG59M301VTR_FC-TDFN8-6_1P5X2

+5VAUX
+1.05VDX_USB3MODPHY +5V +5V_AUD
PU15 +5V_AUD
B PR94 0.6A +5V PR146 B
1 4 1 2 @
PR108 2 1 0_0402_5% 7 VDD S1 5 PU12 PR100 1 2 0_0603_5%
4 GP76_USB3MPHYPC ON S2
MPHY_PWREN PR109 1 @ 2 0_0402_5% 0_0603_5%
1

A2 A1 1 2 0_0603_5%
2 PC124 @ VIN VOUT @

22U_0603_4V6M

22U_0603_4V6M
D1

1
+1.05VAUX 3 6 0.1u_0201_10V6K @ PC120 1.5A
D2 GND
2

@ 0.1u_0201_10V6K

PC87

PC88
PR101
@

2
SLG59M1470VTR_FC-TDFN9_1P5X2 2 1 B2 B1
4 PCH_AUDIO_PWREN ON GND

0_0402_5%

+1.2V TPS22913CYZVR
+1.2VSUS
PU14

A2 A1 +5V
0.1u_0201_10V6K

VIN VOUT
1

0.7A +5VDX_FAN
PC113

U31
2

MAINON @ PR97 2 1 0_0402_5% B2 B1 A2 A1


ON GND VIN VOUT
2
C269 @
SUSON PR151 2 1 0_0402_5%
0.1u_0201_10V6K
TPS22908YZTR R515 1 20_0402_5% B2 B1 1
22 FAN_PWR_EN ON GND

+3VAUX
+3VDX_NFC TPS22913CYZVR

@ +3VALW
PU19 PR106 @
+3VAUX
A2 A1 1 2 0_0402_5% PR3232 PU3212
VIN VOUT PJ13
1

@ 0.4A 0_0402_5% 1 4 1 2
PC125
0.1u_0201_10V6K

2 1 2 VDD S 1 2
22,29 AUXON ON PC232

PC296
0.1u_0201_10V6K
JUMP_43X79
2

MAINON PR133 2 @ 1 0_0402_5% B2 B1 5 2 1 @


ON GND 3 CAP
+3VALW D

2
PR110 1 @ 2 0_0402_5% 6 1000P_0201_25V7K
4 NFC_PWR_EN GND

TPS22908YZTR
A A
SLG59M301VTR_FC-TDFN8-6_1P5X2
+3VAUX +5V
+3VSUS_S0
+3VDX_EDP
PU21
PU20
PR9131
1 4
A2 A1 PR107 1 2 0_0402_5% 2 1 2 VDD S PC356 1 2 3300P_0201_16V7K

0.1u_0201_10V6K
VIN VOUT 24,28 EDP_VDD_EN_R ON
0_0402_5% LENOVO.CRDN
1

1
5 2 1PC238 @
PC160

PC345
0.1u_0201_10V6K

3 CAP 1000P_0201_25V7K Title


+3V D 6 1.5A SWITCH POWER
GND
2

2
PR134 2 1 0_0402_5% B2 B1
22,28,29,33 SUSON ON GND Size Document Number
D Rev V1.0
SLG59M301VTR_FC-TDFN8-6_1P5X2
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 31 of 37
TPS22908YZTR "PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

CS1-
PR112 PC127
PR113
47K NTC 1.18K_0402_1%
2 1
0.1u_0201_10V6K
1 2
2A
VIN
1 2 PR114 CS1+

PR115 8.87K_0402_1%
1 2 4.22K_0402_1%

1
PR116 PR117 @

0.1u_0201_10V6K

22U_0805_10V6K

22U_0805_10V6K

0.1u_0201_10V6K
1 1
7.5K_0402_1% 7.5K_0402_1%

1
+ PC3333 + PC3334

PC128

PC132
2

PC129

PC130
PC133 2 2

2
VIN
47U_B2 47U_B2
1 2

D 33P_0402_50V8J D

1
@ 2
+3V

1
PR119
PR3306 PC134
130K_0402_1% 845_0402_1% 0.01U_0201_10V6K
1

2
2
VR_VINSEN

16

15
14

13
12
0.1u_0201_10V6K
2

28

27

26

25

24

23

22

VIN3

VIN2
VIN1

PGND3
PGND2
2

1
PR3308
27A

PC136
@ PC135 @ 10K_0402_1% PC137

IRTN1

ISEN1

IRTN2

ISEN2
PR3309

RCSM

RCSP

ADDR_PROT
1000P_0201_25V7K 1U_0402_10V6K
1

2
VR_VINSEN 1 2 17 CPU_CORE
VIN_DIV

1
1 21 18
VINSEN VCC 0_0402_5% TFAULT PL17 22uFx20mlcc
PR9202
19 PU18 CYNTE_PCMB062D-R20MS_2P
1 2 2 20 1 2 VCC_SENSE NC 11 1 2
TSEN VSEN 1 2 PC159 PR9203 10_0402_5% 20 SW6 10
EN IR3552 4x6 SW5
2

10_0402_5% 3300P_0201_16V 9

0.1u_0201_10V6K
PR3320 PC138 3 19 VSS_SENSE 21 SW4 8

22U_0603_4V6M

22U_0603_4V6M

22U_0603_4V6M

22U_0603_4V6M

22U_0603_4V6M

22U_0603_4V6M

22U_0603_4V6M
LGND VRTN LGND SW3

1
7

PC147
47K NTC 470P_0201_25V PC139 PR123 SW2
1

PR3321 22

PC140

PC141

PC142

PC143

PC144

PC145

PC146
@ PWM
13K_0402_1% 1 2 4 PU17 18 VR_PSIN1 1 2
CFILT PSI#1
1

2
IR3588 23

LGATE1
LGATE2
BOOST

PGND1
MODE

PGND
VDRV

SW1
1U_0402_10V6K 0_0402_5%

VCC
5 17
12 IMVP_VR_CPU_OK VR_RDY PSI#2

CS1+

CS1-
1

24

5
25

6
6 16
PR124 1 @ 2 1K_0402_5% SVADDR PWM3
+1.05V_VCCST
1

2 7 15
PR125 SV_ALERT# PWM2
PC148

SMB_CLK
VR_HOT#

ENABLE
845_0402_1% 0.01U_0201_10V6K 29 @

SM_DIO
SV_CLK

22U_0603_4V6M

22U_0603_4V6M
SV_DIO

0.1u_0201_10V6K
1 PAD

PWM1

1
22U_0603_4V6M

22U_0603_4V6M

22U_0603_4V6M

22U_0603_4V6M

22U_0603_4V6M

22U_0603_4V6M

22U_0603_4V6M

22U_0603_4V6M

22U_0603_4V6M

22U_0603_4V6M

22U_0603_4V6M
PR126 PC149
2

1
PC154

PC155

PC156
+5V 1 2 1 2

PC161

PC150

PC151

PC152

PC153

PC162

PC164

PC167

PC163

PC166

PC165
2

2
8

10

11

12

13

14

2
0_0402_5% 0.22U_0402_10V6K

12 VR_SVID_ALERT_N

1
PC157 PC158
12 VR_SVID_CLK
0.22U_0402_10V6K 1U_0402_10V6K
TP70

2
12 VR_SVID_DATA
C 1 C
1

@ PR127 PR128 PR129 TESTPAD


110_0402_1%
+1.05V_VCCST 130_0402_1%
54.9_0402_1%
2

11,22,29,30 H_PROCHOT_N

PR130
1 2
22 IMVP_VR_ON
@
0_0402_5%
PR131
1 2
12 H_VR_ENABLE

0_0402_5%

22,24,29,30,31,33 EC_SMB_DAT

22,24,29,30,31,33 EC_SMB_CLK

TP71
1

TESTPAD

12 VCC_SENSE
TP72
1

14 VSS_SENSE TESTPAD

B B

A A

LENOVO.CRDN
Title
VR12.6
Size Document Number
D Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 32 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

JP3

1 2
5,33 USB_OC_N0 3 1 2 4 +3VALW
+3VAUX 3 4
5 6 +5VDX_WALKPORT
7 5 6 8
7 8

2
+3V 9 10
11 9 10 12
11 12 +1.2V
13 14 RF_KILL_N_WIFI_NGFF 4 R365
5 USB_PN3 13 14
15 16 +5V 100K_0402_1%
5 USB_PP3 15 16
17 18 JP26
17 18

1
5 USB_PP2 19 20 1
21 19 20 22 2 1
5 USB_PN2 21 22 RTC_VCC 2
23 24 22,30 MBAT_PRES_N R408 1 2 100_0402_5%
25 23 24 26 R410 1 2 100_0402_5% 3 9
5 USB3_RX3_N 25 26 22,24,29,30,31,32 EC_SMB_DAT 3 GND
27 28 22,24,29,30,31,32 EC_SMB_CLK R422 1 2 100_0402_5% 4
5 USB3_RX3_P 27 28 4
29 30 5
D 29 30 SUSON 22,28,29,31 5 D
5 USB3_TX3_N 31 32 NGFF_WLAN_RST_N BAT BAT_R 6 10
33 31 32 34 6 GND
5 USB3_TX3_P USB_CR_PWREN 4 F2
35 33 34 36 1 2 7
35 36 HDMI_HPD 8 7
37 38 +5VAUX C279 2 8
5 PCIE3_WLAN_RX_DP 37 38 8

1
39 40 15A_24V_TR-3216FF15-R
5 PCIE3_WLAN_RX_DN 41 39 40 42

0.1U_0402_25V6
C278 2
41 42 USB3_TX2_P 5
RF_KILL_N_BT_NGFF_R 43 44 USB3_TX2_N 5 47P_0201_25V8 SUYIN_500059GA008G100ZL_8P-TP
43 44

2
45 46 1 C277
NGFF_WLAN_PEWAKE_N 47 45 46 48 1000P_0201_25V7K
47 48 USB_PN1 5 1
9,21 SUS_CK 49 50
49 50 USB_PP1 5
51 52
7 CK_REQ_WLAN_N 53 51 52 54
9,22 NGFF_WIFI_PWR_EN 53 54 HDMI_DDC_CLK 8
55 56 HDMI_DDC_DATA 8
57 55 56 58
7 CK_WLAN_DP 57 58
59 60 USB3_RX2_N 5
7 CK_WLAN_DN 59 60
61 62
61 62 USB3_RX2_P 5
63 64
2 HDMI_DATA0_DP 63 64
65 66 LID_PAD_N 22
2 HDMI_DATA0_DN 65 66
67 68
69 67 68 70
2 HDMI_DATA2_DP 69 70 HDMI_CLK_DN 2
71 72
2 HDMI_DATA2_DN 71 72 HDMI_CLK_DP 2
73 74
75 73 74 76
5 PCIE3_WLAN_TX_DN 75 76 HDMI_DATA1_DN 2
77 78
5 PCIE3_WLAN_TX_DP 77 78 HDMI_DATA1_DP 2
79 80
79 80

ELCO_245805080000829H+ JP5
JP18 1
1 R378 1 2 150_0402_5% 2 1
+5VDX_WALKPORT 1 22 CAP_LED 2
2 22 MY15 3
3 2 4 3
3 22 MY10 4
4 22 MY11 5
5 4 6 5
5 22 MY14 6
+5VDX_FAN 6 22 MY13 7
7 6 8 7
7 22 MY12 8
C +3VAUX 8 9 C
+5V_AUD 8 22 MY3 9
9 22 MY6 10
+3V_AUD 9 10
+3VALW 10 22 MY8 11
11 10 12 11
4 CODEC_IRQ 11 22 MY7 12
+1.8V_AUD 12 22 MY4 13
12 13
2

+1.5V_AUD 13 22 MY2 14
14 13 15 14
+1.2V 14 22 MX0 15
R379 15 22 MY1 16
100K_0402_5% 16 15 17 16
5 USB_PN0 16 22 MY5 17
17 22 MX3 18
5 USB_PP0 17 18
1

18 22 MX2 19
RF_KILL_N_BT_NGFF_R R382 1 2 0_0402_5% 19 18 20 19
RF_KILL_N_BT_NGFF 4 5 USB3_RX1_N 19 22 MY0 20
5 USB3_RX1_P 20 22 MX5 21
21 20 22 21
21 22 MX4 22
5 USB3_TX1_N 22 22 MY9 23
23 22 24 23 27
5 USB3_TX1_P 23 22 MX6 24 G1
24 22 MX7 25 28
25 24 26 25 G2
22 PWM2_TML 25 22 MX1 26
26
@ R154 1 2 10K_0402_5% M.2_WLAN_RST_CNTRL_R 22 TACH2_TML 27 26 KRYO_046299626120846+
22 ROTATION_LOCK_N 28 27
5,33 USB_OC_N0 29 28
22 VOLUME_UP_N 30 29
22 VOLUME_DOWN_N 31 30
24 LID_30_N 32 31
22 CLT3 32
33
22 CLT1 33
R446 1 2 USB_CHR_EN 34
22,29 WALKPORT_EN 34
PLT_RST_N R494 1 2 0_0402_5% NGFF_WLAN_RST_N 0_0402_5% 35
+3VAUX 16,22 NBSWON_N 36 35
22 MBATLED_ORANGE 36
22 MBATLED_WHITE 37
NGFF_WLAN_PEWAKE_N @ R500 1 2 0_0402_5% PCIE_WAKE_N 38 37
22 NOVO_BTN_N 39 38 61
2 22 PWR_LED 39 GND
@ C215 @ 40 62
U39 6 HDA_SDO_I2S_TXD 40 GND
0.1u_0201_10V6K 41
6 HDA_SDI_I2S_RXD 41
3 1 42
9,16,21,22,24,33 PLT_RST_N PLT_RST_N VDD 1 6 HDA_RST_I2S_MCLK 42
5 43
8 M.2_WLAN_RST_CNTRL_R RST_CTRL_GPIO_N 6 HDA_SYNC_I2S_SFRM 43
R477 1 @ 2 0_0402_5% 2 44
4 M.2_WLAN_WAKE_CTRL_N PWR_CTRL_GPIO_N 6 HDA_BCLK_I2S_SCLK 44
4 45
B DEVICE_WAKE_N 4 I2C0_SCL_AUD 45 B
M.2_WLAN_RST_CNTRL_R R480 1 @ 2 0_0402_5% 12 NGFF_WLAN_RST_N 46
DEVICE_RST_N 4 I2C0_SDA_AUD 46
NGFF_WLAN_PEWAKE_N 6 47
NC 4 PCH_BEEP 47
8 48
NC 22 CODEC_PD_N 48
10 9 49
NC WAKE_GPIO WIFI_WAKE_R_N 4 24 DMIC_CLK 49
50
7 11 24 DMIC_DATA 51 50
13 GND PCIE_WAKE_N PCIE_WAKE_N 9,21,22 52 51 JP7
PAD_GND 53 52 1
53 +3V 1
54 2
54 7 CLK_PCI_LPC_DEBUG 2
SLG7NT4129_QFN_2D5X2D5 55 3
55 10,22 LPC_FRAME_N 3
56 10,22 LPC_AD0 4 11
57 56 5 4 GND
57 10,22 LPC_AD1 5
58 6
58 10,22 LPC_AD2 6
59 7 12
59 10,22 LPC_AD3 7 GND
60 8
60 9,16,21,22,24,33 PLT_RST_N 9 8
+3VDX_NFC 10 9
10

KYOC_046287660011868+_60P KYOC_046299610020846+
+3VDX_NFC @ R15 2 1 100K_0402_5% NFC_IRQ_MGP5
@ R16 2 1 100K_0402_5% PCH_NFC_RESET
JP10 @ @ R27 2 1 100K_0402_5% NFC_WAKE
@ R39 2 1 100K_0402_5% +3VDX_NFC
1
NFC_RST_N 2 1
3 2
4 3
5 4
To GPIO44 4 NFC_WAKE 5
1TP49 TESTPAD 6
6
6

1TP48 TESTPAD 7 U92 @


1TP50 TESTPAD 8 7
Vcc

9 8 2
9 4 PCH_NFC_RESET A
10 To GPIO28 5 4 NFC_RST_N
To PCH SML0 10 LAN_NFC_SM_DATA 10 NC Y
11 PLT_RST_N R490 1 @ 2 0_0402_5% 1
10 LAN_NFC_SM_CLK 11 B
Gnd

12
R489 1 @ 2 0_0402_5% 13 12
To GPIO26 4 NFC_IRQ_MGP5 14 13 16 74AUP1G08GF_SOT891-6_1X1
A A
14 G1
3
1

@ 15 17
R38 15 G2
100K_0402_5% LENOVO.CRDN
KRYO_046299615120846 Title
2

CONNECTOR
Size Document Number
PCH_NFC_RESET R491 1 @ 2 0_0402_5% C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 33 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A A

LENOVO.CRDN
Title
xxxxx
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 34 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

D D

C C

B B

A A

LENOVO.CRDN
Title
xxxxx
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 35 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

T1 T2 T3 @ T4 T5 @ T6 @ T7 T8 @
SUL-08A1M SUL-08A1M SUL-08A1M SUL-08A1M SUL-08A1M SUL-08A1M SUL-08A1M SUL-08A1M

SHEILD_3P SHEILD_3P SHEILD_3P SHEILD_3P SHEILD_3P SHEILD_3P SHEILD_3P SHEILD_3P

1
D D

H4
HOLEA

HOLE_106_197_177_SMD

1
H7 H8
H5 H6 HOLEA HOLEA
HOLEA HOLEA

C HOLE_165_236_smd HOLE_165_236_smd C

1
HOLE_165_236_smd HOLE_165_236_smd
1

1
H9 H10 H11
HOLEA HOLEA HOLEA FD1 FD2 FD3 FD4 FD5 FD6

HOLE_165_236_smd HOLE_165_236_smd HOLE_75x63_154x142_smd


1

1
H12
B B
HOLEA N1 N2 N3
UBF45M20-101025D4M UBF45M20-101025D4M UBF45M20-101025D4M

HOLE_63_142_smd
1

NUT_1P NUT_1P NUT_1P


1

1
LENOVO.CRDN
Title
MOUNTING HOLE/EMI
Size Document Number
A Rev V1.0
BDW CRESENT BAY
A A
Date: Monday, July 21, 2014 Sheet 36 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1
5 4 3 2 1

IT8586
EC

AC adapter VIN 3VALW/3A


D D
ISL9519
SLG59M301V 3VAUX/3A
NVDC Charger TPS62130 Switch

PWM

V3.3Dx_SSD/3A
SSD
TPS62130

PWM

5VAUX/3A
TPS62130

PWM

2S2P
5V_WALKPORT/3A
BATTERY USB
TPS62130

PWM

+1.8VSUS/2A
TPS62130

PWM
C C

+1.5V/1A
TPS62150

PWM

+1.05VAUX/5A
OZ8029

PWM

+1.2VSUS/5A
OZ8029

PWM

G2986 +0.6V/1A
LDO

CPU_CORE/32A
ISL95817

PWM
B B

A A

LENOVO.CRDN
Title
Power Block Diagram
Size Document Number
C Rev V1.0
BDW CRESENT BAY
Date: Monday, July 21, 2014 Sheet 37 of 37
"PROPERTY NOTE: this document contains information confidential and
property to LENOVO PND and shall not be reproduced or transferred to other documents
or disclosed to others or used for any purpose other than that for which it was
obtained without the expressed written consent of LENOVO PND."

5 4 3 2 1

Вам также может понравиться