Академический Документы
Профессиональный Документы
Культура Документы
CMMB Demodulator
IF101 V2 Datasheet
Version 2.0.5
Innofidei Inc.
Proprietary and Confidential
PRELIMINARY IF101 V2
Ordering Information
Ordering Part Number Description Package
Revision History
Revision Date Description
2.0.2 2008.1.10
2.0.5 2008.2.14
保 密 须 知
本资料属机密文件,所有权属于北京创毅视讯科技有限公司。其所涉及的内容和资料只限于本次项目使用。
请审阅人遵守以下的规定:在没有取得北京创毅视讯科技有限公司书面同意前,不得将本资料书全部或部分
地予以复制、影印、传递、泄露或散布给他人。
Innofidei, Inc. owns all right including the title, interest in the intellectual property and products described in
this document, unless otherwise indicated. It may not be translated to any other language nor produced
nor transmitted in any form or information transfer in any portion of this document without Innofidei Inc.
written permission.
Innofidei, Inc. reserves all right to change any information for product and specification without prior notice.
The products described herein may be protected by US and China Patent or other Innofidei, Inc. patent
pending with the US Patent and Trademark Office. Other restrictions of rights may also apply.
TABLE OF CONTENTS
1 GENERAL DESCRIPTION...............................................................................................................................5
1.1 OVERVIEW .....................................................................................................................................................5
1.2 APPLICATIONS ...............................................................................................................................................5
1.3 KEY FEATURES ..............................................................................................................................................5
1.4 TYPICAL APPLICATION ...................................................................................................................................6
2 PIN DESCRIPTIONS .........................................................................................................................................7
2.1 PACKAGE/PINOUT DIAGRAMS ........................................................................................................................7
2.2 TQFN-128 PIN DESCRIPTIONS.....................................................................................错误!未定义书签。
2.3 LFBGA-169 PIN ASSIGNMENT (PAD VIEW) .................................................................................................8
3 FUNCTIONAL DESCRIPTIONS .....................................................................................................................9
3.1 CMMB DEMULTIPLEX (CMMB PART 2)......................................................................错误!未定义书签。
3.2 RESET AND POWER-ON LATCH .....................................................................................................................10
3.3 I2C INTERFACE (SLAVE MODE)....................................................................................................................10
3.4 UART INTERFACE .......................................................................................................................................12
3.5 SPI INTERFACE ............................................................................................................................................13
4 ON-CHIP MICROCONTROLLER ................................................................................................................18
5 APPLICATION CIRCUIT DIAGRAM ..........................................................................................................19
6 ELECTRICAL CHARACTERISTICS ...........................................................................................................20
6.1 ABSOLUTE MAXIMUM RATINGS...................................................................................................................20
6.2 DC ELECTRICAL CHARACTERISTICS ............................................................................................................20
7 MECHANICAL SPECIFICATIONS ..............................................................................................................21
8 REGISTER DESCRIPTION............................................................................................................................23
8.1 REGISTER LIST.............................................................................................................................................23
8.2 REGISTER FUNCTION DESCRIPTION .............................................................................................................24
8.3 MMIS COMMAND LIST ...............................................................................................................................28
8.4 SDIO COMMAND LIST .................................................................................................................................29
9 APPLICATION NOTES...................................................................................................................................30
9.1 DEMODULATOR DRIVER PROGRAMMING .....................................................................................................30
9.2 DEMUX PROGRAMMING ..............................................................................................................................30
1 General Description
1.1 Overview 1.3 Key Features
Innofidei Inc.
Proprietary and Confidential
PRELIMINARY IF101 V2
2 Pin Descriptions
2.1 Package/Pinout Diagrams
3 Functional Descriptions
Functional Description:
AFE
I ADC-1
M
OFDM LDPC
Analog signal U Decoder Decoder
Q X AFE
ADC-2
RS
Decoder
CPU
Demultiplex TS/SPI
padint
P3 P1
UART I2C
{PAD_PDN, The lower 3 bits of I2C slave address, which is latched up after power on.
PAD_LAT2,
PAD_UATXD}
2
The I C-bus supports any IC fabrication process (NMOS, CMOS, bipolar). Two wires, serial data
(SDA) and serial clock (SCL), carry information between the devices connected to the bus. Each
device is recognized by a unique address (whether it’s a microcontroller, LCD driver, memory or
keyboard interface) and can operate as either a transmitter or receiver, depending on the
function of the device. Obviously an LCD driver is only a receiver, whereas a memory can both
receive and transmit data.. A master is the device which initiates a data transfer on the bus and
generates the clock signals to permit that transfer. At that time, any device addressed is
considered a slave.
This version is for demodulator only chip, so the I2C master mode is not supported.
SDA is a bi-directional line and SCL is input only line, connected to a positive supply voltage via
a current-source or pull-up resistor (see Fig.3). When the bus is free, both lines are HIGH. The
output stages of devices connected to the bus must have an open-drain or open-collector to
perform the wired-AND function. Data on the I2C-bus can be transferred at rates of up to 100
Kbit/s in the Standard-mode, up to 400 Kbit/s in the Fast-mode, or up to
Data changed on the SDA line must only occur when the SCL clock is LOW. SDA transitions
while the clock is HIGH are used to identify START or STOP condition.
START is identified by a HIGH to LOW transition of the data bus signal SDA while the clock
signal SCL is HIGH. A START condition must precede any command for data transfer.
STOP is identified by a LOW to HIGH transition of the data bus signal SDA while the clock signal
SCL is HIGH. A STOP condition terminates communications between the I2C slave and the bus
master.
The first byte of data transferred by the master immediately after the START signal is the slave
address. This is a seven-bit address followed by an r/w bit, which signals the data transfer
direction.
Only when the address transmitted by the master matches the slave address will the I2C slave
respond by pulling the SDA LOW at the 9th SCL clock cycle to return an acknowledged bit.
Every byte that is put on the SDA line must but 8-bit long. Data is transferred with the most
significant bit (MSB) first.
Each byte should be followed by an acknowledged bit, which is used to indicate a successful
data transfer. During the 9th clock pulse, the receiver pulls the SDA line low to acknowledge the
receipt of 8 bits of data.
In this design, the I2C interface is used to configure the internal registers. So each transfer is
composed of slave address, register address and register data.
START Slave addr r/w ACK Reg addr ACK Reg data ACK STOP
The higher 4 bits of the I2C slave address is 4’h2 and the lower 3 bits is determined by power-on
strapping of three pins named PAD_PDN, PAD_LAT2 and PAD_UATXD. So the 7-bit slave
address is {4’h2, PAD_PDN, PAD_LAT2, PAD_UATXD}, See power-on strapping section. The
value of the lower 3 bits of the address is latched up after power on and will not vary with the
state of those three pads.
The register address is 10-bit and the higher 2 bit of the address identifies the register group. To
select which group of registers to configure, the user should transfer address 8’hff after the salve
address in the first transmission and the lower 2 bit of the data following the address 8’hff is
used as the higher 2 bit of the register address.
A complete register write operation includes:
The Universal Asynchronous Receiver/Transmitter (UART) controller is the key component of the
serial communications subsystem of a computer. The UART takes bytes of data and transmits the
individual bits in a sequential fashion. At the destination, a second UART re-assembles the bits into
complete bytes.
In IF101, only 115200 BPS is supported and the internal circuitry needs to detect the current gclk
setting to adjust the internal counter to accept incoming RXD at 115200 BPS and to generate a that
speed at TXD output. generate a proper TXD output at that speed.
In the definition of this design the register address and data should be preceded by two 8-bit
headers and one 8-bit command and two 8-bit zero data are inserted between them.
Similar with the I2C interface, to select which group of registers to configure, the user should
transfer address 8’hff after the write command in the first transmission and the lower 2 bit of the
data following the address 8’hff is used as the higher 2 bit of the register address.
MMIS_CLK
MMIS_TXD
MMIS_RXD
MMIS_CSN
The register MMIS_CONFIG define how master/slave device drive or sample data.
MMIS_CLK
MMIS_TXD
8 bit
MMIS_RXD
MMIS_CS
MMIS_VLD/MMIS_CMD/MMIS_RXD
MMIS_D2/MMIS_RW
MMIS_D4
MMIS_D5
MMIS_D6
MMIS_D7
MMIS_D2/MMIS_RW
MMIS_D4
MMIS_D5
MMIS_D6
MMIS_D7
(optional)
MMIS_D4
MMIS_D5
MMIS_D6
MMIS_D7
4 On-chip Microcontroller
The IF101 possesses an 8-bit on-chip microcontroller as central processing unit. It provides following key
features:
Compatible with standard 8051 instruction set;
High speed architecture;
24K byte on-chip instruction memory;
7 interrupt sources with 4 priority levels;
Bi-directional 8-bit data ports;
Dual data pointers;
Two 16-bit timer/counters;
Enhanced memory interface with 16-bit address;
Hardware watchdog timer;
Six speed ranges:
- 3.75Mhz
- 7.5Mhz
- 15Mhz
- 20Mhz;
- 30Mhz;
- 60Mhz
6 Electrical Characteristics
6.1 Absolute Maximum Ratings
Supply Voltage
AVDD_3.3 & DVDD_3.3 & VVDD_33 -0.3 3.6 V
PLLVDD_3.3
Supply Voltage
VVDD_25 -0.3 2.75 V
AVDD_2.5 & DVDD_2.5
Ambient Operating
TA 0 70 °C
Temperature
Thermal Resistance:
(Junction to Ambient) 18.0 °C/W
Natural Convection
7 Mechanical Specifications
IF101 device is supplied in 128-pin TFQFP, 14 x 14 x 1.0mm or 169-pin LFBGA, 11 x 11 x 1.4mm
package. Dimensions are presented below.
8 Register Description
8.1 Register List
NOTE: In IF101V2 chip, the new power management algorithm has been implemented. To get
the best power saving performance, we don’t encourage the customer to switch the TS by writing
these registers. It may cause some unpredicted result. To switch TS, please use the standard API
interface.
NOTE: In IF101V2 chip, the new power management algorithm has been implemented. To get
the best power saving performance, we don’t encourage the customer to switch the TS by writing
these registers. It may cause some unpredicted result. To switch TS, please use the standard API
interface.
Bit0: CPTYPE
0: Short CP mode, 40TS
1: Long CP mode, 36TS
LDPC_TTL_COUNTERx register is counting the total decoded blocks. For 4 TS QPSK data, there are
“IF101_Driver_Development_Guide”.
9 Application Notes
9.1 Demodulator Driver Programming
Please refer the separate document “IF101_Driver_Development_Guide” for the detail of driver
programming.
Please refer the separate document “Innofidei Demodulator Embeded Device SDK Programmer
Manual” for the detail of DeMux programming.
Information provided by Innofidei Inc. in this datasheet is believed to be accurate and reliable; however, Innofidei Inc.
assumes no responsibility for its use or any infringement of patents. Innofidei Inc. reserves the right to make
changes to their products or specifications, or to discontinue any product, without notice, at any time. Innofidei Inc.
recommends customers obtain the latest version of information before placing orders.