com
www.fairchildsemi.com
KA5M0965Q
Fairchild Power Switch(SPS)
Features Description
• Precision fixed operating frequency (70kHz) The SPS product family is specially designed for an off-line
• Low start-up current(typ. 100uA) SMPS with minimal external components. The SPS consist
• Pulse by pulse current limiting of high voltage power SenseFET and current mode PWM
• Over Load protection IC. Included PWM controller features integrated fixed fre-
• Over current protection quency oscillator, under voltage lock-out, leading edge
• Over voltage protecton (Min. 25V) blanking, optimized gate turn-on/turn-off driver, thermal
• Internal thermal shutdown function shutdown protection, over voltage protection, and tempera-
• Under voltage lockout ture compensated precision current sources for loopcompen-
• Internal high voltage sense FET sation and fault protection circuitry. Compared to discrete
• Latch mode MOSFET and PWM controller or RCC solution, a SPS can
reduce total component count, design size, weight and at the
same time increase efficiency, productivity, and system reli-
ability. It has a basic platform well suited for cost-effective
design in either a flyback converter or a forward converter.
TO-3P-5L
OVP UVLO
+ INTERNAL
OVP-out Vref BIAS
27V - VOLTAGE
V CC V REF 15V/9V Good Logic LIMIT Sense
CIRCUIT
5uA 1mA FET
CLK
OSC
Feedback 4 14V
2.5R S Q
Soft Start 5 -
LEB R
R +
5V
+
VO F F S E T
7.5V - O LP VS
TSD
(TJ =150℃) Rsense
S
OVP-out
(VCC =27V) Power-on Reset
Q 2 GND
/Auto-restart R
OCL
(VS=1.4V) Shutdown ※ LEB : Leading Edge Blanking
Latch ※ OCL : Over Current Limit
Rev.1.0.1
©2001 Fairchild Semiconductor Corporation
www.DataSheet4U.com
KA5M0965Q
Notes:
1. Tj=25°C to 150°C
2. Repetitive rating: Pulse width limited by maximum junction temperature
3. L=20mH, VDD=50V, RG=27Ω, starting Tj=25°C
2
www.DataSheet4U.com
KA5M0965Q
Note:
Pulse test: Pulse width < 300µS, duty < 2%
1
S = ----
R
3
www.DataSheet4U.com
KA5M0965Q
NOTE:
1. These parameters, although guaranteed, are not 100% tested in production
2. These parameters, although guaranteed, are tested in EDS(water test) process
3. These parameters are indicated Inductor current.
4
www.DataSheet4U.com
KA5M0965Q
VGS
Top : 15 V
10 V
1
8.0 V 10
1
10 7.5 V
ID , Drain Current [A]
※ Note : ※ Note
-1 1. 250μ s Pulse Test 1. VDS = 50V
10 2. T C = 25℃ 2. 250μ s Pulse Test
-1
-1 0 1 10
10 10 10 2 4 6 8 10
VDS , Drain-Source Voltage [V] VGS , Gate-Source Voltage [V]
1.3
1
10
1.2
VGS = 10V
RDS(on) , [Ω ]
1.1
VGS = 20V
0
1.0 10
150℃ 25℃
0.9 ※ Note :
1. VGS = 0V
2. 250μ s Pulse Test
-1
0.8 10
0 2 4 6 8 10 12 14 16 0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6
ID , Drain Current [A] VSD , Source-Drain Voltage [V]
Figure 3. On-Resistance vs. Drain Current Figure 4. Source-Drain Diode Forward Voltage
3000 12
C iss = C gs + C gd (C ds = shorted)
C oss = C ds + C gd
C rss = C gd V DS = 120V
2500 10
VGS, Gate-Source Voltage [V]
V DS = 300V
Ciss V DS = 480V
Capacitances [pF]
2000 8
1500 Coss 6
1000 ※ Note ; 4
Crss
1. V GS = 0 V
2. f = 1 MHz
500 2
※ Note : ID = 8.5 A
0 0
-1 0 1
10 10 10 0 5 10 15 20 25 30 35 40 45
Figure 5. Capacitance vs. Drain-Source Voltage Figure 6. Gate Charge vs. Gate-Source Voltage
5
www.DataSheet4U.com
KA5M0965Q
1.2 3.0
Drain-Source Breakdown Voltage
2.5
Drain-Source On-Resistance
1.1
BVDSS, (Normalized)
RDS(ON), (Normalized)
2.0
1.0 1.5
1.0
0.9 ※ Note :
1. V GS = 0 V
※ Note :
2. I D = 250 μ A 0.5
1. V G S = 10 V
2. I D = 6.0 A
0.8 0.0
-100 -50 0 50 100 150 200 -100 -50 0 50 100 150 200
o o
TJ, Junction Temperature [ C] TJ, Junction Temperature [ C]
10
2
10 Operation in This Area
is Limited by R DS(on)
8
10 µs
ID, Drain Current [A]
100 µs
1
10 1 ms 6
10 ms
DC
4
0
10
※ Notes :
1. T C = 25 C
o 2
o
2. T J = 150 C
3. Single Pulse
-1
10 0
0 1 2 3
10 10 10 10 25 50 75 100 125 150
Figure 9. Max. Safe Operating Area Figure 10. Max. Drain Current vs. Case Temperature
( t) , T h e rm a l R e s p o n s e
0
10
D = 0 .5
0 .2
-1
10
0 .1
0 .0 5
0 .0 2
JC
0 .0 1 ※ N o te s :
1 . Z θ JC( t) = 0 .7 5 ℃ /W M a x .
θ
s in g le p u ls e
Z
-2
10 2 . D u ty F a c to r , D = t1/t2
3 . T J M - T C = P D M * Z θ J C( t )
-5 -4 -3 -2 -1 0 1
10 10 10 10 10 10 10
t 1 , S q u a r e W a v e P u ls e D u r a tio n [ s e c ]
6
www.DataSheet4U.com
KA5M0965Q
7
www.DataSheet4U.com
KA5M0965Q
Figure 11. Shutdown Delay Current Figure 12. Over Voltage Protection
8
www.DataSheet4U.com
KA5M0965Q
9
www.DataSheet4U.com
KA5M0965Q
Package Dimensions
TO-3P-5L
10
www.DataSheet4U.com
KA5M0965Q
TO-3P-5L (Forming)
11
www.DataSheet4U.com
KA5M0965Q
Ordering Information
Product Number Package Rating Operating Temperature
KA5M0965Q-TU TO-3P-5L
650V, 9A -25°°C to +85°°C
KA5M0965Q-YDTU TO-3P-5L(Forming)
TU : Non Forming Type
YDTU : Forming Type
12
www.DataSheet4U.com
KA5M0965Q
13
www.DataSheet4U.com
KA5M0965Q
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER
DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
www.fairchildsemi.com