Академический Документы
Профессиональный Документы
Культура Документы
Boolean Logic
Boolean algebra
Some elementary Boolean operators: x Not(x) x y And(x,y)
0 1 0 0 0
Not(x) 1 0 0 1 0
1 0 0
And(x,y) 1 1 1
Or(x,y)
Nand(x,y) x y Or(x,y) x y Nand(x,x)
0 0 0 0 0 1
0 1 1 0 1 1
Boolean functions: 1 0 1 1 0 1
1 1 1 1 1 0
x y z f ( x, y , z ) = ( x + y ) z
0 0 0 0
0 0 1 0
Functional expression VS truth table expression
0 1 0 1
0 1 1 0 Important result: Every Boolean function can be
1 0 0 1 expressed using And, Or, Not
1 0 1 0
1 1 0 1
1 1 1 0
Boolean algebra
Not(a) = Nand(a,a)
true = Not(false)
George Boole, 1815-1864
And(a,b) = Not(Nand(a,b))
(“A Calculus of Logic”)
Or(a,b) = Not(And(Not(a),Not(b)))
Xor(a,b) = Or(a,Not(b),Not(a),b))
Etc.
Elementary gates:
Composite gates:
Interface VS implementation.
Gate Logic
Interface
a
Xor out
b Claude Shannon, 1916-2001
(“Symbolic Analysis of Relay and
a b out Switching Circuits” )
Implementation
0 0 0
0 1 1
1 0 1 a
1 1 0 And
Not
Or out
Not
And
b
Xor(a,b)=Or(a,Not(b),Not(a),b))
a b c
a b c out
a
0 0 0 0 AND
0 0 1 0 b
0 1 0 0 AND (a,b,c)
0 1 1 0 out
1 0 0 0 AND
1 0 1 0 c
1 1 0 0
1 1 1 1
out
Not(a) = ...
true = ...
And(a,b) = ...
Or(a,b) = ...
Mux(a,b,sel) = ...
0 0 0 0 a 0 a
0 0 1 0 1 b
Mux out
0 1 0 0 b
0 1 1 1
1 0 0 1
1 0 1 0 sel
1 1 0 1
1 1 1 1
Project 1 tips
Gate construction “work flow”: see the “building an And gate” slides
from the intro lecture
Course web site
Download the TECS software suite
Go through the hardware simulator
You’re in business.
Suspect function (a-la-Leibnitz): Each suspect may or may not have an alibi (a), a
motivation to commit the crime (m), and a relationship to the weapon found in
the scene of the crime (w). The police decides to focus attention only on
suspects for whom the proposition Not(a) And (m Or w) is true.
Canonical form: s ( a, m, w) = a m w + a m w + a m w
s (a, m, w) = a ⋅ ( m + w)
a
s
or
m
and
w
s ( a, m, w) = a m w + a m w + a m w
a
m and
w
s
and or
and
8 and terms
connected to the
.. or
f(a,b,c)
same 3 inputs .
single or term
connected to the
and outputs of 8 and terms
_ _ _
PLD implementation of f(a,b,c)= a b c + a b c
(the on/off states of the fuses determine which gates participate in the computation)
Perspective