Академический Документы
Профессиональный Документы
Культура Документы
I/O Interface
IN
OUT
INS
OUTS
• Ports are:
registers (part of the I/O interface)
8, 16, or 32 bits wide
Addressed in the range 0000-FFFFh
Accessed with 2 instructions – IN, OUT
Memory
Space
20-, 32-, or 64-bit
I/O Space
address
address
16-bit
M/IO’ = 0
M/IO’ = 1
IO-Mapped I/O
Memory-Mapped I/O
VCC
0
1
10-Apr-19 13
Vcc
10-Apr-19 14
10-Apr-19 15
10-Apr-19 16
•In this case, the data from the OUT instruction is latched using SEL.
10-Apr-19 17
10-Apr-19 18
Any μP-based system when data is sent out by μP, the data on the
data-bus must be latched by the receiver/output device
10-Apr-19 19
10-Apr-19 20
10-Apr-19 21
10-Apr-19 22
8255 PPI
PPI provides 3, 8-bit I/O ports (A, B and C) in one package
Chip can be directly interfaced to the data bus of 8086.
10-Apr-19 24
10-Apr-19 25
10-Apr-19 26
10-Apr-19 28
Bit set reset (BSR) command sets (1) or resets (0) the
individual bits of port C only if the 8255 is programmed in
mode 1 or 2.
10-Apr-19 29
10-Apr-19 30
10-Apr-19 31
10-Apr-19 32
10-Apr-19 33
10-Apr-19 34
10-Apr-19 35
10-Apr-19 36
PROCESSOR
10-Apr-19 38
10-Apr-19 39
10-Apr-19 40
10-Apr-19 41
10-Apr-19 42
10-Apr-19 43
10-Apr-19 44
10-Apr-19 45
10-Apr-19 46
10-Apr-19 48
10-Apr-19 49