Вы находитесь на странице: 1из 60

4 3 2 1

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

D D

Sheet 1. Cover
Sheet 2-7. Diagram (Block/Power) & Annotations
Sheet 8. Clock Generator
Sheet 9. Thermal Sensor & FAN
OSLO Sheet 10-12. Merom-4M CPU

g
Sheet 11. ITP & BSEL Logic
Sheet 13-17. Crestline-GMCH

n
Sheet 18. DDR II SODIMM A
Sheet 19. DDR II SODIMM B

u l
CPU :Intel Merom-4M (800/667 MHz) Sheet 20-24. ICH8-M
Sheet 25. SPI ROM & Debug Connector

a
Sheet 26-29. NB8X Ext GFx Chip

s
Chip Set :Intel Crestline & ICH8-M

i
C Sheet 30. NB8X Straps C

t
Remarks : Mobility Platform Sheet 31-32. GDDR3 Memory
Sheet 33. HDCP ROM

m
Sheet 34. LCD CONNECTOR

n
Sheet 35. CRT Connector

a
Sheet 36. HDMI Connector

e
Sheet 37-38. CARD BUS CONTROLER
Model Name : SANTA ROSA STD Sheet 39. 4 IN 1 & PCMCIA Connector

S fid
Sheet 40. MINI CARD 1,2 (WLAN,DVB-T or ROBSON)
PBA Name : MAIN Sheet 41. SATA, PATA Connector
PCB Code : BA41-#####A Sheet 42-46. High Definition Audio (Azalia)
Sheet 47. LAN (Marvell 88E8038, 88E8055)

n
Dev. Step : MP Sheet 48. RJ45, USB, RJ11
B Sheet 49. MICOM (KBC) B
Revision : 1.0 Sheet 50. KBD, TouchPad, Camera, Bluetooth, LID Switch

o
Sheet 51. LED_Logic, MICOM Reset
T.R. Date : 2007.03.02 Sheet 52. Switched Power

C
Sheet 53. P1.05V, P1.5V, P1.25V
Sheet 54. DDR-2 VR
Sheet 55. Charger
Sheet 56. P3.3V _ALW & P5V_AUX VR
DESIGN CHECK APPROVAL Sheet 57. CPU VR
Sheet 58. Cresetline VR/ Ext GFx VR
Sheet 59. Discharging Logic

A A

SAMSUNG
ELECTRONICS

Owner : SEC Mobile R & D Signature : X


4 3 2 1
# Mobile Intel Santa Rosa Platform Design Guide 0.5 (Dec, 2005) # Mobile Intel Crestline Platform Checklist TBD (TBD)
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

FAN CPU Smart


Charging
Clocking Mobile Processor DC/DC Battery DC/DC
D PG 9 Circuit D
CK-505 IMVP-6 Module
Merom-4M
PG 8 CPU PG 57 PG 55 PG 55 PG 56
Thermistor (800MHz)
(TBD) 478pin ON BOARD
PG 9
PG 10,11,12 L2 Cache : 4 MB
Termination VCCP / DC-DC
FSB PG 18,19
PG 53

g
667/800 MT/S

PG 28 HDMI Channel A (Reverse) DDR II 667/533 DDR II PG 18

MCH-M SODIMM 0

n
Dual channel DDR II Power
OPTION Crestline-PM DDR II PG 19 PG 54

l
Channel B (Reverse) DDR II 667/533
PM965 SODIMM 1

u
PG 30 LCD PG 30 LCD Ext. PEG PEG x16 External Graphics
1299 FCBGA

a
NB8X

s
CRT PG 13 - 17

i
PG 33 CRT
C C

t
Direct Media Interface CLINK CARDBUS
x4, 1.5V M/S(SD...) PG 39

m
SPDIF. PG 48 USB 0,1,2 USB 0,1,2 R5C843

n
CardBus PG 39
PG 37, 38

a
ANT

e
USB 5 33MHz, 3.3V PCI
PG 50 Bluetooth
ICH8-M

S fid
676 BGA
8039 or 8055 RJ45 PG 48
PCIE x1 Lane 3
OPTION PG 47
HDAUDIO USB 7
High Definition Audio PG 50 Camera
PCIE x1 Lane 1 52P ANT
PG 43 PG 20 - 24
Aud. Audio HD Primary PG 40 Mini Card 1
AMP
ALC262 12P

n
MDC HD Secondary
PG 42 RJ11
B Modem B

o
ANT
PG 48
PG 45 PG 48 PCIE x1 Lane 4 52P
USB 6 Mini Card 2
SPI PG 40

C
HP SPI ROM
PG 25
OPTION
MIC-IN
LPC

SATA 0
2P 2P PG 41 SATA HDD

PG 43
Pri. IDE master

PATA

Touch
80 Port MICOM PAD PG 50
3.3V LPC, 33MHz
SPKR R PG 25 H8S-2110B

PG 41
CD-ROM PG 49 TMKBC (TBD) KBD PG 50
CD / DVD
A SPKR L A

LED PG 51
SAMSUNG
ELECTRONICS

4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG. BOARD INFORMATION
D SCHEMATIC ANNOTATIONS AND BOARD INFORMATION D

PCI Devices
Crystal / Oscillator
Devices IDSEL# REQ/GNT# Interrupts
TYPE FREQUENCY DEVICE USAGE
Cardbus AD25 3 A,B,C
Crystal 32.768KHz ICH8-M Real Time Clock

g
Crystal 10MHz MICOM HD64F2169/2160
Crystal 14.318MHz CLOCK-Generator CK-505
USB AD29(internal) - USB2.0 #0 (USB0) : A
USB2.0 #1 (USB1) : D Crystal 25MHz LAN Intel LAN
USB2.0 #2 (USB4) : C

n
USB2.0 #3 (USB5) : E
USB2.0 #4 (EHCI) : H
Hub to PCI AD30(internal) - -

l
LPC bridge/IDE/AC97/SMBUS AD31(internal) - B

u
Internal MAC AD24(internal) - E
AC Link - - B

a
GLAN - - F
LCD Pannel Detect (TBD)

s i
C Devices Resolution PANNEL_DETECT_0 C

Voltage Rails

m n t 2

a
VDC Primary DC system power supply (7 to 21V) I C / SMB Address

e
VCC_CORE Core Voltage for CPU
GFX_CORE Core Voltage for GPU Devices Address Hex Bus
P1.05V (VCCP) VTT for CPU, Crestline & ICH8-M
P3.3V_MICOM 3.3V always power rail (for Micom) ICH8-m Master - SMBUS Master

S fid
P1.5V 1.5V switched power rail (off in S3-S5)
P1.8V 1.8V switched power rail (off in S3-S5) CPU Thermal Sensor 0111 101x 7Ah Thermal Sensor
SODIMM0 1010 000x A0h -
P1.8V_AUX 1.8V power rail for DDR (off in S4-S5)
P0.9V 0.9V power rail for DDR (off in S3-S5) SODIMM1 1010 010x A4h -
Thermal Sensor on SODIMM0 0011 000x 30h -
P3.3V 3.3V switched power rail (off in S3-S5) Thermal Sensor on SODIMM1 0011 010x 34h -
P3.3V_AUX 3.3V switched on power rail (off in S4-S5)
CK-505M (Clock Generator) 1101 001x D2h Clock, Unused Clock Output Disable
P5.0V 5.0V switched power rail (off in S3-S5)
P5.0V_AUX 5.0V switched on power rail (off in S4-S5)
P5.0V_ALW 5.0V always power rail

o n B

USB PORT Assign

PORT #

0
1
2
3
4
5
6
7
8
ASSIGNED TO

SYSTEM PORT 0
SYSTEM PORT 1
SYSTEM PORT 2
NC
NC
Bluetooth
Mini PCI Express 2
Camera
NC
PORT #

0
1
2
3
4
5
NC

LOM
C
PCI Express Assign

ASSIGNED TO

Mini Card 1 (WLAN)


NC

Mini Card 2 (ROBSON or DVB-T)


NC
REVISION HISTORY
See rev notes for more information.
9 NC

A A

SAMSUNG
ELECTRONICS

4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG. POWER DIAGRAM
D
KBC3_SUSPWR KBC3_PWRON D
(CHP3_S4_STATE*) (CHP3_SLPS3*) KBC3_VRON

AC Adapter P1.05V_AUX P1.05V MEROM


MEROM
CRESTLINE VCC_CORE
(VCCP) ICH8-M

P1.5V_AUX

g
Battery DC VDC ICH8-M

n
PEG
P1.8V_AUX SODIMM (DDR II) P1.8V GDDR-3 for PEG
CRESTLINE

s u i a l P0.9V
OPTION FOR ME
DDR II-Termination
DDR II for PEG (TBD)
P0.9V
DDR II-Termination

t
ICH8-M PCMCIA HDD
FDD USB M_PCI
P3.3V_MICOM P5.0V CRT HEATSINK FAN CIRCUIT
P5V_AUX MICOM MDC

m
AUX DISPLAY

n
PEG
MICOM

a
IGFX_CORE CRESTLINE

S fid
P3.3V_ALW e P3.3V_AUX
P1.5V

EGFX_CORE
CRESTLINE
ICH8-M

nVidia (TBD)

n
ICH8-M LAN
MDC BT CRESTLINE Thermal Sensor MICOM
ICH8-M SODIMM
B P5.0V_ALW P3.3V SPI PCMCIA M_PCI B

o
PEG LEDs
MDC
LCD

CRESTLINE

C
ICH8-M
P1.2V_LAN P1.25V
P12.0V_ALW
LAN
PEG
P1.8V_LAN
P1.2V
P2.5V_LAN
Power On/Off Table by S-state LAN

Rail
S0 S3 S4 S5
State

+V*A(LWS)
S5-S4 S3 S0
ON ON ON ON
+V*LAN

A +1.8V_AUX A
ON ON
+0.9V

+V*AUX ON ON SAMSUNG
ELECTRONICS
+V ON

+V* (CORE) ON

4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
POWER RAILS ANALYSIS
Rev. 0.6 (060920)
D D
220V
5.0V_AUX ( TBD A )

Adapter Battery
3.3V_AUX ( TBD A )

MICOM 3V ( TBD A )

g
1.8V ( TBD A )

1.05V

n
0.1 A (TBD) ITP

CPU CORE MICOM 3V

l
CPU CORE ( TBD A )
1.05V (VCCP)
41 A (TBD) Merom-4M 3.3V
0.75 A (TBD)
Thermal
3.3V
0.08 A (TBD)
0.08 A (TBD)
KBC
1.05V ( TBD A ) 4.5 A (TBD) Sensor

u
1.5V ( 34 W )
1.5V ( TBD A ) 0.13 A (TBD)
1.25V ( TBD A )

a
3.3V ( TBD A ) MICOM 3V
PWR LED

s
0.1 A (TBD)

i
5.0V ( TBD A ) 1.05V (MCH CORE)
1.8V_AUX ( TBD A ) 7.7 A (TBD)
C 1.05V (VCCP) C
0.9V( TBD A ) 4.48 A (TBD) Crestline

t
1.5V 0.125 A (TBD) 1.8V
3.3V 0.14 A (TBD)
1.25V GMCH 0.25 A (TBD) CLOCK 3.3V
VGA CORE (TBD A)

2.43A (TBD) 0.2 A (TBD) R5C843


VDC INV ( TBD A )

3.3V
0.33 A (TBD)

m
(8 - 8.5 W )
PEX IO (TBD A)

1.8V_AUX
3.79 A (TBD)

n
RTC_Battery

3.3V KeyBoard
0.2 A (TBD) 3.3V_AUX
0.6 A (TBD) LAN

a
1.05V

e
1.13 A (TBD)
1.5V
3.3V 2.4A (TBD) ICH8-M 3.3V
0.01 A (TBD) KBD LED
0.374 A (TBD) 3.3V_AUX
3.3V_AUX 0.1 A (TBD) SD Card

S fid
0.209 A (TBD)
5V
0.001 A (TBD)
5V_AUX
RTC_Battery 0.001 A (TBD) ( ~ 2.0 W ) 3.3V
0.015 A (TBD) SPI 3.3V
0.006 A (TBD) 1.2 A (TBD)
5V 1 A (TBD)
Card Bus
1.0V-1.1V (EGFX CORE) 3.3V
17.75 A (TBD) 5V 0.06 A (TBD)
0.07 A (TBD)
HD Audio 3.3V
1.5 A (TBD)
3.3V_AUX

n
1.8V
6.53 A (TBD) PEG 1.5V
0.5 A (TBD) Mini Card X 2
0.75A (TBD)
1.2V (PEX IO)
1.75 A (TBD) 5V
B 3.3V
0.67 A (TBD)
1.5 A (TBD) ODD PATA B

o
3.3V_AUX
1.8V_AUX 0.5 A (TBD) MDC
0.9V
3.1 A (TBD) DDR-2 5V
0.22 A (TBD) SATA HDD
1 A (TBD) (Dual slots)

C
( ~ 5.0 W )
1.8V GDDR 5V FAN
3.1 A (TBD) 0.16 A (TBD)

3.3V (LCD 3V)


0.67 A (TBD) 5V Audio AMP
19V (VDC INV) 0.5 A (TBD)
LCD 1.5 A (TBD)

P3.3V_AUX 5V
P1.2V_LAN
0.08 A (TBD) 2 A (TBD) USB (x 3)
0.29 A (TBD) LAN (88E8055)
P1.8V/2.5V_LAN 0.15 A (TBD)

5V 0.2 A (TBD) Touch Pad

A A

SAMSUNG
ELECTRONICS
Value by Datasheet/Application notes (Value by measurement)

4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS Host Boot / ME Off
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
(SLPS4* = S4_STATE*) > (SLPM* = SLPS3*)
M-1) KBC3_DDR_PWRON (TBD) = 8) KBC3_SUSPWR
RTC
Battery
PRTC_BAT
1 POWER SEQUENCE Rev. 0.7
CHP3_RTCRST#

6) P3.3V_AUX
M-2) KBC3_ME_PWRON = 15) KBC3_PWRON
Host / ME Boot
(SLPS4* = S4_STATE*) > SLPM* > SLPS3*
15) VRM3_CPU_PWRGD
D PRTC PRTC

16 15 D
Host S5 / ME Boot

POWER 8
(SLPS4* = SLPM*) > S4_STATE* > SLPS3*
10-1) ICH_CORE (P1.05V) 16) CLK3_PWRGD CK-505 16-1) Clock Running

LAN100_SLP

INTVRMEN
Sheet 8
S/W 8) CHP3_SLPS5#/4#/3#
11) VCCP3_PWRGD (GM-model)

7 7) KBC3_RSMRST# 7) P1.05V_AUX
CPU

g
7) P1.5V_AUX 12)GCORE3_PWRGD (PM-model)
4 VRM
4) POWER_SW*

KBC VRMPWRGD
15)VRM3_CPU_PWRGD 13) KBC3_VRON (Back-up)
DC/DC B’d

n
17) KBC3_PWRGD
17 17) KBC3_PWRGD 18 (Test Option)
PWROK

l
110ms Delay 18) CPU1_PWRGDCPU 14) VCC_CORE
15)VRM3_CPU_PWRGD

u
19) PLT3_RST* CPU
19 14

a
5
5) KBC3_SUSPWR ICH8-M 19) PCI3_RST*

s i
9) KBC3_PWRON 17) KBC3_PWRGD 10-1) P1.5V
C 9 CL_PWROK Sheet 22-25 C
20

t
13) KBC3_VRON 10-1) P1.05V
Sheet 10-12

3 13

m
20) CPU1_CPURST*
8) KBC3_SUSPWR

n
P3.3V_MICOM
9) KBC3_PWRON

17) KBC3_PWRGD
Adapter

PWROK

a
AC_DC / Battery 6) P1.8V_AUX 17) KBC3_PWRGD

e
10) P5.0V DDR2 POWER

MAX 1909 SC486 10) P1.5V


6) MEM1_VREF
6 CL_PWROK 19) PLT3_RST*
2) VDC
SC486
Battery

S fid
10 5) KBC3_SUSPWR
10-2) 0.9V
GMCH
2) VDC

SC4435 10) P5.0V Sheet 50

6) P1.8V_AUX

2 10) P1.05V (IGFX_CORE) 10-1) P3.3V


9-1 Sheet 15-19

n
2) VDC
2-1) P12.0V_ALW 9-1) KBC3_PWRON_INV# 10) P1.25
10-1) P3.3V
B 3 P3.3V_AUX & P5V_AUX B

o
MAX 8734 9) KBC3_PWRON ISL6227 10) P1.05V (IGFX_CORE)
PM-model only 10-1) P1.8V PCIe
P5.0V_ALW 6) P5.0V_AUX 10) P1.5V
Devices
11-1) GFX_CORE

C
11) VCCP3_PWRGD 19
6) P3.3V_AUX

P3.3V_MICOM ADP3209 12)GCORE_PWRGD 10-1) P1.2V


6
9-1 6) P3.3V_AUX 11 12 2) VDC
FDS6680A
10-1) P3.3V PEG
9-1) KBC3_PWRON_INV# 10-1) P3.3V
Sheet 40

6) P1.8V_AUX
10-1) P1.8V 6) P1.8V_AUX
FDS6680A
Sheet 40 10-2) P0.9V
DDR2 10-1) P3.3V
10-1) P1.25 Memory 10-1) P1.8V PCI 19) PCI3_RST*
FDC653N 10-1) P1.2V
6-1) P1.2V_LAN
Sheet 20-21
10) P1.5V
Devices
A LOM BCP69
Sheet 40
A

Marvell 6-1) P1.8V/P2.5V_LAN


Sheet 46-47
Sheet 46
SAMSUNG
ELECTRONICS

4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG. CLOCK DISTRIBUTION Rev. 0.5

P3.3V FS(2:0)

D 200 MHz CLK0_HOST_CPU/CPU* D


CPU BSEL
CLK3_PWRGD*
1
FSB 667/533 MHz

MUX
ITP_EN
333/266 MHz CLK1_MCLK0/0*

CPU_STP* 200 MHz CLK0_HOST_GMCH/GMCH* HPLL


Main PLL
SSC MPLL 333/266 MHz CLK1_MCLK1/1* SODIMM #0

g
100 MHz (SRC0) CLK1_PEG/PEG*
PCI Express Gfx
Crestline 333/266 MHz CLK1_MCLK3/3*
PEG

n
MUX
MCH3_CLKREQ* MCH 333/266 MHz CLK1_MCLK4/4* SODIMM #1

l
100 MHz (SRC4) CLK1_MCH3GPLL/3GPLL*
PCIE PLL

u
96 MHz CLK1_DREFCLK/CLK*

a
DPLLA

s i
SS(96/100) SEL 100 MHz CLK1_DREFSSC/SSC*
C PLL3 DPLLB MIN3_CLKREQ*
C

t
SSC MINI PCIE
CK-505M (w/ CLKREQ* & SSDC)

100 MHz (SRC 6) CLK1_MINIPCIE/PCIE*


CARD 1

m
DMI

n
100 MHz (SRC 6,8,9)

MINI PCIE

a
100 MHz (SRC 8) CLK1_MINI2PCIE/PCIE*
CARD 2

e
xSLG8SP513r05)

100 MHz (SRC 10) CLK1_PCIEICH/ICH* LOM3_CLKREQ*

S fid
PCIEPLL ICH8-M 100 MHz (SRC 9) CLK1_PCIELOM/LOM* PCIE LAN
48MHz PLL 48 MHz CLK3_USB48
USBPLL (Marvell)
CHP3_SATACLKREQ* 25 MHz
MUX

100 MHz (SRC 2) CLK1_SATA/SATA*


SATAPLL

n
AUD3_BCLK
14.318 MHz CLK3_ICH14
HD 24 MHz HD Audio
B 33 MHz CLK3_PCLKICH 32.768 KHz B

o
OSC
MDC3_BCLK
MDC

C
17.86 MHz
33 MHz 33 MHz CLK3_PCLKMICOM RTC Clock
PCI_STP*
Buffer
KBC 10 MHz SPI3_CLK
SPI
32.768 KHz

33 MHz CLK3_PCLKCB
CARDBUS

33 MHz CLK3_PCLKPORT80
PORT 80

14 MHz
A OSC A
A
14.318 MHz SAMSUNG
Page 8 ELECTRONICS

4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
P3.3V P1.2V P3.3V

FSA FSB FSC BLM18PG181SN1


HOST CLK B515 C866 BLM18PG181SN1
D BSEL0 BSEL1 BSEL2 VDD_SRC_IO VDD_CPU_IO VDD_PLL3_IO VDD_IO 1000nF B516 D
6.3V
B520
0 0 0 266 MHz BLM18PG181SN1 VDD_REF VDD_48 VDD_PCI VDD_PLL3 VDD_SRC VDD_CPU

10000nF

10000nF

10000nF

10000nF
0 0 1 333 MHz

100nF
100nF

100nF

100nF

100nF

100nF

4700nF

4700nF
0 1 0 200 MHz

100nF

100nF

100nF

100nF

100nF

100nF
nostuff
nostuff
0 1 1 400 MHz
1 0 0 133 MHz

C729

C782

C728
C781

C730
C726

C784
C783

C787
C789

C733

C788

C732

C786

C785

C727
C790

C725
1 0 1 100 MHz
1 1 0 166 MHz

g
1 1 1 RSVD P3.3V

1%
n
U524
SLG8SP513

10K
l
19 4
VDD_IO VDD_REF

u
33 16
VDD_SRC_IO1 VDD_48
CLK3_FM48 R772 33 5% 43
VDD_SRC_IO2 VDD_PCI
9
38-B3 60-B4 52 23

R768
a
VDD_SRC_IO3 VDD_PLL3
CLK3_USB48
R773 33 5% 56
VDD_CPU_IO
22-A3 60-B4 27 46

s
VDD_PLL3_IO VDD_SRC

i
CPU1_BSEL0
R771 2.2K
VDD_CPU
62
14-A2 11-C4 55
C CPU1_BSEL1
14-A2 11-C4
NC
61
C

t
CPU0 CLK0_HCLK0
CPU1_BSEL2
R734 10K 1% 17
USB_FS_A CPU0#
60 11-D4
CLK0_HCLK0#
14-A2 11-C4 64 11-D4
FSB_TESTMODE
CLK3_ICH14
R735 33 5% 5
REF_FS_C_TEST_SEL CPU1_MCH
58
CLK0_HCLK1
57

m
22-A3 60-B4 13-B2
CPU1_MCH# CLK0_HCLK1#

n
44 13-B2
CHP3_CPUSTP# CPUSTOP#
22-C3 60-C4 45 40
CHP3_PCISTP# PCISTOP# SRC11_CLKREQH#
22-C3 60-B4 39
SRC11#_CLKREQG#
63

a
CLK3_PWRGD CLKPWRGD_PWRDN#
22-B3 60-B4 41

e
SRC10 CLK1_PCIEICH
CLK3_PCLKICH
R766 22.6 1% 14
PCIF_5_ITP_EN SRC10#
42 22-C2
CLK1_PCIEICH#
21-C1 60-B4 22-C2
R769 22.6 1% 13 37
CLK3_DBGLPC
25-A4 60-B4
PCI_4_SEL_LCDCLK# SRC9
38 40-B4
CLK1_MINIPCIE2
SRC9# CLK1_MINIPCIE2#

S fid
CLK3_PCLKCB
R767 22.6 1% 12
PCI_3
40-B4
37-A4 60-B4 54
SRC8_ITP CLK1_PCIELOM
R770 22.6 1% 11 53 47-D3
CLK3_PCLKMICOM
49-B4 60-B4
PCI_2 SRC8#_ITP# 47-D3
CLK1_PCIELOM#
MCH3_CLKREQ# R765 475 1% 10
PCI_1_CLKREQ_B# SRC7_CLKREQF#
51
LOM3_CLKREQ#
14-A2 14-A4 60-D3 50 60-A3 47-C4
SRC7#_CLKREQE# MIN3_CLKREQ#
8 60-C3 40-D4
CHP3_SATACLKREQ# PCI_0_CLKREQ_A#
22-B3 21-B3 60-B4 48
SRC6 CLK1_MINIPCIE
7 47 40-D4
SMB3_CLK SCL SRC6# CLK1_MINIPCIE#
18-B4 19-B4 22-D3 24-C2 60-D2 6 40-D4

n
SMB3_DATA SDA
18-B4 19-B4 22-D3 24-C2 60-D2 34
SRC4 CLK1_MCH3GPLL
3 35 14-B1
XTAL_IN SRC4# CLK1_MCH3GPLL#
2 14-B1
XTAL_OUT
31
1%

SRC3_CLKREQC#
B 18 32 B

o
Y500 VSS_48 SRC3#_CLKREQD#
59
10K

14.31818MHz VSS_CPU
22 28
VSS_IO SRC2 CLK1_SATA
15 29 20-B3
1

VSS_PCI SRC2# CLK1_SATA#


26 20-B3
VSS_PLL3
1 24
2801-004518 VSS_REF LCDCLK_27M CLK3_GFX_27M

C
30 25 R764 0
R774

60-B4 26-A1
VSS_SRC1 LCDCLK#_27M_SS CLK3_GFX_27M_SS
36 60-B4 26-A1
VSS_SRC2
C736 C737 49
VSS_SRC3 SRC0_DOT96
20
CLK1_PEG
0.018nF 0.018nF 21 26-B4
SRC0#_DOT96# 26-A4
CLK1_PEG#

This part is 64pin QFN package.


Place 14.318MHz within
500mils of CK-505

CLK REQ DEVICE SRC PORT


CLK REQ A SATA SRC2
CLK REQ B GMCH SRC4
CLK REQ E MINI CARD SRC6
A CLK REQ F LOM SRC8 A

SAMSUNG
ELECTRONICS

4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

D D

THERMAL SENSOR & FAN CONTROL

P5.0V P3.3V_AUX

R760

n g P3.3V P3.3V_AUX

10K 1%
10K 1%
10K 1%

10K 1%
P3.3V_AUX P3.3V_AUX

l
49.9
1%

u
C779 C778
C780 C777 R573 C606

a
10000nF 10000nF
6.3V
100nF 6.3V
100nF 0 100nF

R762
R761
R763

R728
s i
U526
EMC2102
C 1 22 3
VTEMP V+
4
C

t
VDD_3V SMDATA KBC3_THERM_SMDATA GND
24 23 60-C3 49-C3 2
27
VDD_5V_1 SMCLK 60-C3 49-B3
KBC3_THERM_SMCLK
1
HYST OS*
5 60-C2 56-B1 51-D1 9-C3
THM3_STP#
VDD_5V_2
19 LM26CIM5X-TPA
14
ALERT#
12
THM3_ALERT#

m
KBC3_PWRGD POWER_OK SYS_SHDN#
60-C2 49-B3 22-C3
THM3_STP# U506

n
14-B1 22-B3 24-C2 37-A4 49-C4 16 60-C2 56-B1 51-D1 9-C1
85 degree C
60-C3 RESET# CPU2_THERMDC
DN1
2 C774 60-C3 11-C4
R724 0 10 3 0.47nF
25
FAN_MODE DP1 60-C3 11-C4
CPU2_THERMDA

a
FAN5_VDD FAN_1 GFX3_THERMDN 10mil width and 10mil spacing.
9-B1 60-C3 26 4 C775 60-B3 26-A1

e
FAN_2 DN2
28 5 0.47nF
FAN3_FDBACK# 9-B1 60-C3
TACH DP2 60-B3 26-A1
GFX3_THERMDP
CPU3_THRMTRIP#
13
THERMTRIP# DN3
6 R576 0
9-A3 60-C3 7
DP3

S fid
2
R722 0 9
SHDN_SEL
P3.3V_AUX 11
TRIP_SET CLK_SEL
17 C776 MMBT3904 Opposite side of CPU.
18 2.2nF 1 Q511
CLK_IN
8 3
NC_1
R726 15
NC_2 GND
20 R578 0
R1 200K 21 29
NC_3 THRM_PAD
1%
R577 0
2
R725 SMBUS Address 7Ah

n
R2 51.1K MMBT3904 Opposite side of PCMCIA.
1% 1 Q529
90 degree C 3
R579 0
B R723 B

o
5.11K
1%

P3.3V

C
TRIP_SET pin voltage = (T-75)/21
3.3 * [R2/(R1+R2)] = (T-75)/21 P1.05V P3.3V Line Width = 20 mil
R526
10K J505
1% HDR-4P-1R-SMD
R730 FAN5_VDD 1
9-C4 60-C3
R731 10K 2
2K 1%
1%
FAN3_FDBACK# 9-C4 60-C3
3
60-C3 9-C4
CPU3_THRMTRIP# 4
3 C524
10000nF
1 3711-000456
6.3V
Q526
2
MMBT3904
CPU1_THRMTRIP#
11-C4 60-C3
14-B1
20-C1

R732 0
GFX3_THERM# 26-D4 60-B3

A A

SAMSUNG
ELECTRONICS

4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

D D

P1.05V

R67
J508-1 56.2 J508-2

g
MEROM-SOCKET MEROM-SOCKET
1/4 2/4
CPU1_A#(16:3) CPU1_D#(15:0) CPU1_D#(47:32)
13-D1 3 J4 H1 13-D3 0 E22 Y22 32 13-D3
A3* ADS* CPU1_ADS# D0* D32*
4 L5 E2 60-B4 13-C2 1 F24 AB24 33
A4* BNR* CPU1_BNR# D1* D33*
5 L4 G5 60-B4 13-C2 2 E26 V24 34

n
A5* BPRI* CPU1_BPRI# D2* D34*
6 K5 60-B4 13-C2 3 G22 V26 35
A6* D3* D35*
7 M3 F1 4 F23 V23 36

0
A7* BR0* CPU1_BREQ# D4* D36*

ADDR GROUP
8 N2 60-B4 13-C2 5 G25 T22 37

l
A8* D5* D37*
9 J1 H5 6 E25 U25 38
A9* DEFER* CPU1_DEFER# D6* D38*

u
10 N3 F21 60-A4 13-B2 7 E23 U23 39
A10* DRDY* CPU1_DRDY# D7* D39*

DATA GRP 0

DATA GRP 2
11 P5 E1 60-A4 13-B2 8 K24 Y25 40
A11* DBSY* CPU1_DBSY# D8* D40*
12 P2 60-A4 13-B2 9 G24 W22 41

a
A12* D9* D41*

CONTROL
13 L2 D20 10 J24 Y23 42
A13* IERR* D10* D42*
14 P4 B3 11 J23 W24 43

s
A14* INIT* CPU1_INIT# D11* D43*

i
15 P1 60-D3 20-C1 12 H22 W25 44
A15* D12* D44*
16 R1 H4 13 F26 AA23 45
C CPU1_ADSTB0#
13-C2 M1
A16* LOCK* 60-D3 13-B2
CPU1_LOCK#
14 K22
D13* D45*
AA24 46
C

t
ADSTB0* D14* D46*
C1 15 H23 AB25 47
RESET* CPU1_CPURST# D15* D47*
F3 13-B3 J26 Y26
RS0* CPU1_RS0# CPU1_DSTBN0# DSTBN0* DSTBN2* CPU1_DSTBN2#
F4 60-D3 13-A2 13-B2 H26 AA26 13-B2
CPU1_A#(35:17) RS1* CPU1_RS1# CPU1_DSTBP0# DSTBP0* DSTBP2* CPU1_DSTBP2#
17 Y2 G3 H25 U22

m
13-D1 60-D3 13-A2 13-B2 13-B2
A17* RS2* CPU1_RS2# CPU1_DBI0# DINV0* DINV2* CPU1_DBI2#

n
18 U5 G2 60-D3 13-A2 13-B2 13-B2
A18* TRDY* CPU1_TRDY# CPU1_D#(31:16) CPU1_D#(63:48)
19 R3 60-C3 13-B2 13-D3 16 N22 AE24 48 13-D3
A19* D16* D48*
20 W6 G6 17 K25 AD24 49
A20* HIT* CPU1_HIT# D17* D49*
21 U4 E4 60-D3 13-B2 18 P26 AA21 50

a
A21* HITM* CPU1_HITM# D18* D50*
22 Y5 60-D3 13-B2 19 R23 AB22 51

e
A22* D19* D51*
23 U1 A6 20 L23 AB21 52
A23* A20M* CPU1_A20M# D20* D52*
24 R4 A5 21 M24 AC26 53
1

60-B4 20-C1
ADDR GROUP

A24* FERR* CPU1_FERR# D21* D53*


25 T5 C4 60-D3 20-C1 22 L22 AD20 54
A25* IGNNE* CPU1_IGNNE# D22* D54*
26 T3 60-D3 20-C1 23 M23 AE22 55
A26* D23* D55*

S fid
ICH

DATA GRP 1

DATA GRP 3
27 W2 D5 24 P25 AF23 56
A27* STPCLK* CPU1_STPCLK# D24* D56*
28 W5 C6 60-D3 20-C1 25 P23 AC25 57
A28* LINT0 CPU1_INTR D25* D57*
29 Y4 B4 60-D3 20-C1 26 P22 AE21 58
A29* LINT1 CPU1_NMI D26* D58*
30 U2 A3 60-D3 20-C1 27 T24 AD21 59
A30* SMI* CPU1_SMI# D27* D59*
31 V4 60-D3 20-C1 28 R24 AC22 60
A31* CPU1_REQ#(4:0) D28* D60*
32 W3 K3 0 13-A2 29 L25 AD23 61
A32* REQ0* D29* D61*
33 AA4 H2 1 30 T25 AF22 62
A33* REQ1* D30* D62*
34 AB2 K2 2 31 N25 AC23 63
A34* REQ2* D31* D63*
35 AA3 J3 3 L26 AE25
A35* REQ3* CPU1_DSTBN1# DSTBN1* DSTBN3* CPU1_DSTBN3#
V1 L1 4 13-B2 M26 AF24 13-B2

n
CPU1_ADSTB1# ADSTB1* REQ4* CPU1_DSTBP1# DSTBP1* DSTBP3* CPU1_DSTBP3#
13-C2 13-B2 N24 AC20 13-B2
CPU1_DBI1#
13-B2
DINV1* DINV3* 13-B2
CPU1_DBI3#

005344461|bga_479p_sock
005344461|bga_479p_sock
B B

MT2007
RMNT-37-85-1P
MT2009
RMNT-37-85-1P
MT2008
RMNT-37-85-1P

Co MT2010
RMNT-37-85-1P

A A

SAMSUNG
ELECTRONICS

4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

D D
CPU Core Voltage Table IMVP-6

J508-3 P1.5V Active/Deeper Sleep


Active Mode Deeper Sleep/Extended Deeper Sleep
MEROM-SOCKET Dual Mode Region Dual Mode Region
A22 B26

H CLK
CLK0_HCLK0 BCLK0 VCCA_1
8-C1 A21 C26
CLK0_HCLK0# BCLK1 VCCA_2 C90
8-C1 C89 10000nF
VID(6:0) Voltage VID(6:0) Voltage VID(6:0) Voltage
D7 K6 10nF
CPU1_SLP# SLP* VCCP_1 6.3V 0 0 0 0 0 0 0 1.5000 V 0 1 0 1 0 0 0 1.0000 V 1 0 1 0 0 0 1 0.4875 V
13-B3 B5 J6

g
CPU1_DPSLP# DPSLP* VCCP_2 0 0 0 0 0 0 1 1.4875 V 0 1 0 1 0 0 1 0.9875 V 1 0 1 0 0 1 0 0.4750 V
20-C1 60-D3 E5 M6
CPU1_DPRSTP# DPRSTP* VCCP_3 0 0 0 0 0 1 0 1.4750 V 0 1 0 1 0 1 0 0.9750 V 1 0 1 0 0 1 1 0.4625 V
14-B1 60-A4 60-A4 D24 N6
CPU1_DPWR# DPWR* VCCP_4 0 0 0 0 0 1 1 1.4625 V 0 1 0 1 0 1 1 0.9625 V 1 0 1 0 1 0 0 0.4500 V
13-B2 20-C1 57-C4 D6 T6
CPU1_PWRGDCPU PWRGOOD VCCP_5 0 0 0 0 1 0 0 1.4500 V 0 1 0 1 1 0 0 0.9500 V 1 0 1 0 1 0 1 0.4375 V
20-C1 60-A4 AE6 R6
CPU1_PSI# PSI* VCCP_6 0 0 0 0 1 0 1 1.4375 V 0 1 0 1 1 0 1 0.9375 V 1 0 1 0 1 1 0 0.4250 V
57-B4 60-D3 K21

n
CPU1_VID(6:0) VCCP_7 0 0 0 0 1 1 0 1.4250 V 0 1 0 1 1 1 0 0.9250 V 1 0 1 0 1 1 1 0.4125 V
57-B4 6 AE2 J21
57-C4 VID_6 VCCP_8 P1.05V 0 0 0 0 1 1 1 1.4125 V 0 1 0 1 1 1 1 0.9125 V 1 0 1 1 0 0 0 0.4000 V
5 AF3 M21
P1.05V VID_5 VCCP_9 0 0 0 1 0 0 0 1.4000 V 0 1 1 0 0 0 0 0.9000 V 1 0 1 1 0 0 1 0.3875 V
4 AE3 N21

l
VID_4 VCCP_10 0 0 0 1 0 0 1 1.3875 V 0 1 1 0 0 0 1 0.8875 V 1 0 1 1 0 1 0 0.3750 V
3 AF4 T21
VID_3 VCCP_11 0 0 0 1 0 1 0 1.3750 V 0 1 1 0 0 1 0 0.8750 V 1 0 1 1 0 1 1 0.3625 V

u
2 AE5 R21 EC12
VID_2 VCCP_12 0 0 0 1 0 1 1 1.3625 V 0 1 1 0 0 1 1 0.8625 V 1 0 1 1 1 0 0 0.3500 V
R68 1 AF5
VID_1 VCCP_13
V21 330uF C56 C57 C84 C86 C85 C58
0 0 0 1 1 0 0 1.3500 V 0 1 1 0 1 0 0 0.8500 V 1 0 1 1 1 0 1 0.3375 V
56.2 0 AD6 W21 2.5V 100nF 100nF 100nF 100nF 100nF 100nF
3/4

a
VID_0 VCCP_14 0 0 0 1 1 0 1 1.3375 V 0 1 1 0 1 0 1 0.8375 V 1 0 1 1 1 1 0 0.3250 V
1% V6 OXI
VCCP_15 0 0 0 1 1 1 0 1.3250 V 0 1 1 0 1 1 0 0.8250 V 1 0 1 1 1 1 1 0.3125 V
D21 G21

s
THERMAL
PROCHOT* VCCP_16

i
A24 0 0 0 1 1 1 1 1.3125 V 0 1 1 0 1 1 1 0.8125 V 1 1 0 0 0 0 0 0.3000 V
CPU2_THERMDA THRMDA 0 0 1 0 0 0 0 1.3000 V 0 1 1 1 0 0 0 0.8000 V 1 1 0 0 0 0 1 0.2875 V
9-C3 60-C3 B25 AC1
C P1.05V CPU2_THERMDC
9-C3 60-C3 C7
THRMDC PREQ*
AC2 0 0 1 0 0 0 1 1.2875 V 0 1 1 1 0 0 1 0.7875 V 1 1 0 0 0 1 0 0.2750 V C

t
CPU1_THRMTRIP# THERMTRIP* PRDY* 0 0 1 0 0 1 0 1.2750 V 0 1 1 1 0 1 0 0.7750 V 1 1 0 0 0 1 1 0.2625 V
9-A4 14-B1 20-C1 60-C3 AC4
XDP/ITP SIGNALS BPM3* 0 0 1 0 0 1 1 1.2625 V 0 1 1 1 0 1 1 0.7625 V 1 1 0 0 1 0 0 0.2500 V
C21 AD1
CPU1_BSEL2 BSEL2 BPM2* Change to 270uF 0 0 1 0 1 0 0 1.2500 V 0 1 1 1 1 0 0 0.7500 V 1 1 0 0 1 0 1 0.2375 V
R77 8-C4 14-A2 B23 AD3
CPU1_BSEL1 BSEL1 BPM1* 0 0 1 0 1 0 1 1.2375 V 0 1 1 1 1 0 1 0.7375 V 1 1 0 0 1 1 0 0.2250 V
B22 AD4

m
1K 8-C4 14-A2
CPU1_BSEL0 BSEL0 BPM0* 0 0 1 0 1 1 0 1.2250 V 0 1 1 1 1 1 0 0.7250 V 1 1 0 0 1 1 1 0.2125 V

n
1% 8-C4 14-A2
AD26 AC5 0 0 1 0 1 1 1 1.2125 V 0 1 1 1 1 1 1 0.7125 V 1 1 0 1 0 0 1
0 0.2000 V
GTLREF TCK CPU1_TCK 0 0 1 1 0 0 0 1.2000 V 1 0 0 0 0 0 0 0.7000 V 1 1 0 1 0 0 1 0.1875 V
AA6 60-D3 11-A4
TDI CPU1_TDI 0 0 1 1 0 0 1 1.1875 V 1 0 0 0 0 0 1 0.6875 V 1 1 0 1 0 1 0 0.1750 V
R78 R46 54.9 1% Y1 AB3 60-D3 11-A4

a
COMP3 TDO 0 0 1 1 0 1 0 1.1750 V 1 0 0 0 0 1 0 0.6750 V 1 1 0 1 0 1 1 0.1625 V
2K R47 27.4 1% AA1 AB5

e
COMP2 TMS CPU1_TMS 0 0 1 1 0 1 1 1.1625 V 1 0 0 0 0 1 1 0.6625 V 1 1 0 1 1 0 0 0.1500 V
1% R76 54.9 1% U26
COMP1 TRST*
AB6 60-C3 11-A4
CPU1_TRST# 0 0 1 1 1 0 0 1.1500 V 1 0 0 0 1 0 0 0.6500 V 1 1 0 1 1 0 1 0.1375 V
R75 27.4 1% R26
COMP0 DBR*
C20 60-C3 11-A4
ITP3_DBRESET#
22-D3 0 0 1 1 1 0 1 1.1375 V 1 0 0 0 1 0 1 0.6375 V 1 1 0 1 1 1 0 0.1250 V
AF7 D2 0 0 1 1 1 1 0 1.1250 V 1 0 0 0 1 1 0 0.6250 V 1 1 0 1 1 1 1 0.1125 V
CPU1_VCCSENSE VCCSENSE RSVD_1

S fid
12-C4 57-B4 60-C3 AE7 F6 0 0 1 1 1 1 1 1.1125 V 1 0 0 0 1 1 1 0.6125 V 1 1 1 0 0 0 0 0.1000 V
CPU1_VSSSENSE VSSSENSE RSVD_2 0 1 0 0 0 0 0 1.1000 V 1 0 0 1 0 0 0 0.6000 V 1 1 1 0 0 0 1 0.0875 V
12-B4 57-B4 60-C3 D3
RSVD_3 0 1 0 0 0 0 1 1.0875 V 1 0 0 1 0 0 1 0.5875 V 1 1 1 0 0 1 0 0.0750 V
D22
RSVD_4 0 1 0 0 0 1 0 1.0750 V 1 0 0 1 0 1 0 0.5750 V 1 1 1 0 0 1 1 0.0625 V
C23 M4
RSVD

TEST1 RSVD_5 0 1 0 0 0 1 1 1.0625 V 1 0 0 1 0 1 1 0.5625 V 1 1 1 0 1 0 0 0.0500 V


D25 N5
TEST2 RSVD_6 0 1 0 0 1 0 0 1.0500 V 1 0 0 1 1 0 0 0.5500 V 1 1 1 0 1 0 1 0.0375 V
C24 T2
1%
1%

TEST3 RSVD_7 0 1 0 0 1 0 1 1.0375 V 1 0 0 1 1 0 1 0.5375 V 1 1 1 0 1 1 0 0.0250 V


AF26 V3
100nF

TEST4 RSVD_8 0 1 0 0 1 1 0 1.0250 V 1 0 0 1 1 1 0 0.5250 V 1 1 1 0 1 1 1 0.0125 V


AF1 B2
TEST5 RSVD_9 0 1 0 0 1 1 1 1.0125 V 1 0 0 1 1 1 1 0.5125 V 1 1 1 1 0 1
0 0 0.0000 V
1K
1K

A26 C3
0

TEST6 RSVD_10 1 0
1 1 0 0 0 0 0.5000 V 1 1 1 1 0 0 1 0.0000 V

n
1 1 1 1 0 1 0 0.0000 V
005344461|bga_479p_sock Deeper Slp 1 1 1 1 0 1 1 0.0000 V
Active
C99

1 1 1 1 1 0 0 0.0000 V
R74
R51
R72
R73

DPRSLPVR 0 DPRSLPVR 1 1 1 1 1 1 0 1 0.0000 V


B DPRSTP* 0 1 1 1 1 1 1 0 0.0000 V
DPRSTP* 1

o
1 1 1 1 1 1 1 0.0000 V
PSI2* 0 or 1 PSI2* 0 or 1
*"1111111" : 0V power good asserted.

C
*Yonah Processor (2.33 GHz / 800 MHz : TBD)

P1.05V GTLREF : Keep the Voltage divider within 0.5"


of the first GTLREF0 pin with Zo=55ohm trace.
ITP DISABLE Minimize coupling of any switching signals to this net.
5%
1%

COMP0,2(COMP1,3) should be connected with Zo=27.4ohm(55ohm)


40.2
150

trace shorter than 1/2" to their respective Banias socket pins.

GND test points within 100mil of the VCC/VSSsense at the end of the line.
R48
1% R45

Route the VCC/VSSsense as a Zo=55ohm traces with equal length.


Observe 3:1 spacing b/w VCC/VSSsense lines and 25mil away
CPU1_TDI (preferred 50mil) from any other signal. And GND via 100mil away
60-D3 11-C3
60-C3 11-C3
CPU1_TMS from each of the VCC/VSS test point vias.
CPU1_TCK
60-D3 11-C3
CPU1_TRST#
60-C3 11-C3
A A
R50 R49
27.4 475
1%
SAMSUNG
ELECTRONICS

4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

D D

M22
M25

N23
N26

R22
K23
K26

P21
P24
L21
L24

M2

M5
N1

N4

R2
K4

P3
P6
L3
L6
VSS_121
VSS_122
VSS_123
VSS_124
VSS_125
VSS_126
VSS_127
VSS_128
VSS_129
VSS_130
VSS_131
VSS_132
VSS_133
VSS_134
VSS_135
VSS_136
VSS_137
VSS_138
VSS_139
VSS_140
VSS_141
A11 K1
VSS_1 CPU_CORE CPU_CORE VSS_120
A14 J5
VSS_2 VSS_119
A16 J25
VSS_3 VSS_118
A19 J22
VSS_4 VSS_117
A2 A10 AE9 J2
VSS_5 VCC_1 VCC_51 VSS_116
A23 A12 AF10 H6

g
VSS_6 VCC_2 VCC_52 VSS_115
A25 A13 AF12 H3
VSS_7 VCC_3 VCC_53 VSS_114
A4 A15 AF14 H24
VSS_8 VCC_4 VCC_54 VSS_113
A8 A17 AF15 H21
VSS_9 VCC_5 VCC_55 VSS_112
AA11 A18 AF17 G4
VSS_10 VCC_6 VCC_56 VSS_111
AA14 A20 AF18 G26

n
VSS_11 VCC_7 VCC_57 VSS_110
AA16 A7 AF20 G23
VSS_12 VCC_8 VCC_58 VSS_109
AA19 A9 AF9 G1
CPU_CORE AA2
VSS_13
AA10
VCC_9 J508-4 VCC_59
B10
VSS_108
F8

l
VSS_14 VCC_10 VCC_60 VSS_107
AA22 AA12 B12 F5
VSS_15 VCC_11 VCC_61 VSS_106
MEROM-SOCKET

u
AA25 AA13 B14 F25
VSS_16 VCC_12 VCC_62 VSS_105
AA5 AA15 B15 F22
VSS_17 VCC_13 VCC_63 VSS_104
AA8 AA17 B17 F2
4/4

a
VSS_18 VCC_14 VCC_64 VSS_103
AB1 AA18 B18 F19
VSS_19 VCC_15 VCC_65 VSS_102
22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF
20%

20%

20%

20%

20%

20%

20%

20%

20%

20%

20%

20%

20%

20%

20%
AB11 AA20 B20 F16

s
VSS_20 VCC_16 VCC_66 VSS_101

i
AB13 AA7 B7 F13
VSS_21 VCC_17 VCC_67 VSS_100
AB16 AA9 B9 F11
C AB19
VSS_22
AB10
VCC_18 VCC_68
005344461|bga_479p_sock C10
VSS_99
E8
C

t
VSS_23 VCC_19 VCC_69 VSS_98
AB26 AB12 C12 E6
VSS_24 VCC_20 VCC_70 VSS_97
C73

C74

C79

C68

C41

C77

C75

C69

C78

C40

C71

C83

C76

C65

C55
AB4 AB14 C13 E3
VSS_25 VCC_21 VCC_71 VSS_96
AB8 AB15 C15 E24
VSS_26 VCC_22 VCC_72 VSS_95
AC11 AB17 C17 E21

m
VSS_27 VCC_23 VCC_73 VSS_94

n
AC14 AB18 C18 E19
VSS_28 VCC_24 VCC_74 VSS_93
AC16 AB20 C9 E16
VSS_29 VCC_25 VCC_75 VSS_92
AC19 AB7 D10 E14
VSS_30 VCC_26 VCC_76 VSS_91
AC21 AB9 D12 E11

a
VSS_31 VCC_27 VCC_77 VSS_90
R64 100 1% AC24 AC10 D14 D8

e
CPU1_VCCSENSE VSS_32 VCC_28 VCC_78 VSS_89
11-C4 AC3 AC12 D15 D4
57-B4 VSS_33 VCC_29 VCC_79 VSS_88
AC6 AC13 D17 D26
60-C3 VSS_34 VCC_30 VCC_80 VSS_87
22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF

22000nF
20%

20%

20%

20%

20%

20%

20%

20%

20%

20%

20%

20%

20%

20%

20%
AC8 AC15 D18 D23
VSS_35 VCC_31 VCC_81 VSS_86
AD11 AC17 D9 D19
VSS_36 VCC_32 VCC_82 VSS_85

S fid
AD13 AC18 E10 D16
VSS_37 VCC_33 VCC_83 VSS_84
AD16 AC7 E12 D13
VSS_38 VCC_34 VCC_84 VSS_83
AD19 AC9 E13 D11
VSS_39 VCC_35 VCC_85 VSS_82
C64

C67

C81

C54

C82

C80

C72

C87

C59

C70

C66

C42

C88

C39

C43
AD2 AD10 E15 D1
VSS_40 VCC_36 VCC_86 VSS_81
AD22 AD12 E17 C8
VSS_41 VCC_37 VCC_87 VSS_80
AB23 AD14 E18 C5
VSS_42 VCC_38 VCC_88 VSS_79
CPU1_VSSSENSE R63 100 1% AD25
VSS_43
AD15
VCC_39 VCC_89
E20
VSS_78
C25
11-B4 AD5 AD17 E7 C22
57-B4 VSS_44 VCC_40 VCC_90 VSS_77
AD8 AD18 E9 C2
60-C3 VSS_45 VCC_41 VCC_91 VSS_76
AE1 AD7 F10 C19

n
VSS_46 VCC_42 VCC_92 VSS_75
AE11 AD9 F12 C16
VSS_47 VCC_43 VCC_93 VSS_74
AE14 AE10 F14 C14
VSS_48 VCC_44 VCC_94 VSS_73
AE16 AE12 F15 C11
VSS_49 VCC_45 VCC_95 VSS_72
AE19 AE13 F17 B8
VSS_50 VCC_46 VCC_96 VSS_71
B AE23 AE15 F18 B6 B

o
VSS_51 VCC_47 VCC_97 VSS_70
AE26 AE17 F20 B24
VSS_52 VCC_48 VCC_98 VSS_69
AE4 AE18 F7 B21
VSS_53 VCC_49 VCC_99 VSS_68
6x 330 uF : CPU VR side AE8
AF11
VSS_54
AE20
VCC_50 VCC_100
F9
VSS_67
B19
B16
VSS_55 VSS_66
AF13 B13
VSS_56 VSS_65

C
AF16 B11
VSS_57 VSS_64
AF19 AF8
VSS_58 VSS_63
AF2 AF6
VSS_59 VSS_62
AF21 AF25

VSS_163
VSS_162
VSS_161
VSS_160
VSS_159
VSS_158
VSS_157
VSS_156
VSS_155
VSS_154
VSS_153
VSS_152
VSS_151
VSS_150
VSS_149
VSS_148
VSS_147
VSS_146
VSS_145
VSS_144
VSS_143
VSS_142
VSS_60 VSS_61

Y6
Y3
Y24
Y21
W4
W26
W23
W1
V5
V25
V22
V2
U6
U3
U24
U21
T4
T26
T23
T1
R5
R25
A A

SAMSUNG
ELECTRONICS

4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL P1.05V
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY. EC13
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS C94 C140 C95
470nF C91 4700nF 4700nF 330uF
EXCEPT AS AUTHORIZED BY SAMSUNG. 2200nF 2.5V
16V 10V 10V OXI

U13
U12
U11

T13
T11
T10
U9
U8
U7
U5
U3
U2
U1

R3
R2
R1
T9
T7
T6
T5
T3
T2
D 10-D4 10-C4
CPU1_A#(35:3) D
CPU1_D#(63:0)

VTT_1
VTT_2
VTT_3
VTT_4
VTT_5
VTT_6
VTT_7
VTT_8
VTT_9
VTT_10
VTT_11
VTT_12
VTT_13
VTT_14
VTT_15
VTT_16
VTT_17
VTT_18
VTT_19
VTT_20
VTT_21
VTT_22
10-C1 10-C2
HA*_3 J13 3
10-D1 10-D2 0 E2 B11 4
1 G2 HD*_0 HA*_4 C11 5
HD*_1 HA*_5
2 G7 M11 6
3 M6 HD*_2 HA*_6 C15 7
HD*_3 HA*_7
4 H7 HD*_4 HA*_8 F16 8
5 H3 VTT L13 9
HD*_5 HA*_9
6 G4 HD*_6 HA*_10 G17 10
7 F3 C14 11
8 N8 HD*_7 HA*_11 K16 12
HD*_8 HA*_12
9 H2 B13 13

g
10 M10 HD*_9 HA*_13 L16 14
HD*_10 HA*_14
11 N12 HD*_11 HA*_15 J17 15
P1.05V 12 N9 B14 16
U510-1

Host Address Bus


HD*_12 HA*_16
13 H5 HD*_13 HA*_17 K19 17
14 P13 P15 18

n
HD*_14 HA*_18
R92
221
15
16
K9
M2
HD*_15
HD*_16
LE88CLPM HA*_19
HA*_20
R17
B16
19
20
17 W10 H20 21

l
1%
MCH1_HXSWING
18 Y8
HD*_17
HD*_18 1 OF 5 HA*_21
HA*_22 L19 22

u
60-D3 13-A3 19 V4 D17 23
HD*_19 HA*_23
R89 20 M3 HD*_20 HA*_24 M17 24
100 C136 21 J1 N16 25

a
HD*_21 HA*_25
1% 100nF 22 N5
HD*_22
J19 26
HA*_26
23 N3 B18 27

s
HD*_23 HA*_27

i
24 W6 E19 28
HD*_24 HA*_28
C 25 W9 HD*_25 HA*_29 B17 29
C
26 N2 B15 30

t
Host Data Bus
27 Y7 HD*_26 HA*_30 E17 31
HD*_27 HA*_31
28 Y9 C18 32
29 P4 HD*_28 HA*_32 A19 33 Calero : HA*[35:32] not support
HD*_29 HA*_33
30 W3 B19 34

m
HD*_30 HA*_34

n
31 N1 N19 35
HD*_31 HA*_35
32 AD12 HD*_32
33 AE3 G12
34 AD9 HD*_33 H_ADS* H17 60-B4 10-C3
CPU1_ADS#

a
HD*_34 H_ADSTB*_0 CPU1_ADSTB0#
35 AC9 G20 10-C4

e
36 AC7 HD*_35 H_ADSTB*_1 C8 10-B4
CPU1_ADSTB1#
HD*_36 H_BNR* CPU1_BNR#
37 AC14 HD*_37 H_BPRI* E8 60-B4 10-C3
CPU1_BPRI#
P1.05V 38 AD11 F12 60-B4 10-C3
HD*_38 H_BREQ* CPU1_BREQ#
39 AC11 HD*_39
60-B4 10-C3

S fid
40 AB2
41 AD7 HD*_40 D6
R91 HD*_41 H_DEFER* CPU1_DEFER#
1K 42 AB1 C10 60-A4 10-C3
43 Y3 HD*_42 H_DBSY* H8 60-A4 10-C3
CPU1_DBSY#
1% HD*_43 H_DPWR* CPU1_DPWR#
MCH1_HVREF
44 AC6 HD*_44 H_DRDY* K7 60-A4 11-D4
CPU1_DRDY#
60-D3 13-A3 45 AE2 60-A4 10-C3
HD*_45
R90 C135 46 AC5 HD*_46 H_HIT* E4 CPU1_HIT#
2K 100nF 47 AG3
HD*_47 H_HITM*
C6 60-D3 10-C3
CPU1_HITM#
1% 48 AJ9 G10 60-D3 10-C3
HD*_48 H_LOCK* CPU1_LOCK#
49 AH8 B7 60-D3 10-C3

n
50 AJ14 HD*_49 H_TRDY* 60-C3 10-C3
CPU1_TRDY#
HD*_50
51 AE9 HD*_51 HPLL_CLK AM5 CLK0_HCLK1
52 AE11 AM7 8-C1
HD*_52 HPLL_CLK* CLK0_HCLK1#
53 AH12 HD*_53
8-C1
B 54 AJ5 K5 10-C2 B

o
55 AH5 HD*_54 H_DINV*_0 L2 10-B2
CPU1_DBI0#
HD*_55 H_DINV*_1 CPU1_DBI1#
56 AJ6 AD13 10-C1
57 AE7 HD*_56 H_DINV*_2 AE13 10-B1
CPU1_DBI2#
HD*_57 H_DINV*_3 CPU1_DBI3#
58 AJ7 HD*_58
59 AJ2 M7 10-C2
HD*_59 H_DSTBN*_0 CPU1_DSTBN0#

C
60 AE5 HD*_60 H_DSTBN*_1 K3 10-B2
CPU1_DSTBN1#
61 AJ3 AD2 10-C1
62 AH2 HD*_61 H_DSTBN*_2 AH11 10-B1
CPU1_DSTBN2#
HD*_62 H_DSTBN*_3 CPU1_DSTBN3#
63 AH13
HD*_63 L7
H_DSTBP*0 CPU1_DSTBP0#
CPU1_CPURST#
B6 H_CPURST* H_DSTBP*1 K2 10-C2
CPU1_DSTBP1#
10-C3 E5 AC2 10-B2
CPU1_SLP# H_CPUSLP* H_DSTBP*2 CPU1_DSTBP2#
11-D4 60-D3
H_DSTBP*3 AJ10 10-C1
CPU1_DSTBP3#
P1.05V R575 54.9 1% W1 10-B1
H_SCOMP CPU1_REQ#(4:0)
R574 54.9 1% W2
H_SCOMP* H_REQ*_0
M14 0 10-B3

H_REQ*_1 E13 1
13-C4 60-D3 B3 A11 2
MCH1_HXSWING H_SWING H_REQ*_2
R572 24.9 1% C2 H_RCOMP H_REQ*_3 H13 3
1608 H_REQ*_4
B12 4
A9 VCC Core VTT LF
MCH1_HVREF H_DVREF
13-B4 B9 E12
60-D3 H_AVREF H_RS*_0 CPU1_RS0#
VTTLF_1
VTTLF_2
VTTLF_3

D7 60-D3 10-C3
VCC_10
VCC_11
VCC_12

VCC_13

H_RS*_1 CPU1_RS1#
VCC_1
VCC_2
VCC_3
VCC_4
VCC_5
VCC_6
VCC_7
VCC_8
VCC_9

H_RS*_2 D8 60-D3 10-C3


CPU1_RS2#
60-D3 10-C3
AT35
AT34
AH28
AC32
AC31
AK32
AJ31
AJ28
AH32
AH31
AH29
AF32

R30

A7
F2
470nF AH1

A A
P1.05V
470nF
470nF

16V
16V
16V

SAMSUNG
ELECTRONICS
C612
C137
C96

4 3 2 1
A
B
C
D

4
4

MCH3_ICHSYNC#
MCH3_CLKREQ#
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS

EXCEPT AS AUTHORIZED BY SAMSUNG.


SAMSUNG ELECTRONICS CO’S PROPERTY.
THIS DOCUMENT CONTAINS CONFIDENTIAL

R159
R154
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS

22-A3 60-D3
0
8-B414-A2 60-D3

1%
20K
R32
A37
G40
G39
K36
H35
N40
N41
L43
L41
E42
D44
A45
A47
E44
B45
B47
G44
C45
D46
F48
E50
G50
F49
E51
G51
H39
J40
K40
E40
E39
D35
C37
L27
J27
F27
K27
G27
E27
P33
M35
C32
E29
F29
J29
K29
G32
H32
E33
F33
G35
K33

TEST_2
TEST_1
TVB_RTN
TVA_RTN

TVC_RTN
TVB_DAC
TVA_DAC

TVC_DAC
CRT_RED

LVDS_IBG

CLK_REQ*
CRT_RED*

L_VDD_EN
CRT_BLUE

LVDS_VBG

ICH_SYNC*
L_BKLT_EN
CRT_BLUE*

LVDSB_CLK
LVDSA_CLK
L_DDC_CLK
CRT_VSYNC
CRT_HSYNC

LVDSB_CLK*
LVDSA_CLK*
CRT_GREEN

L_CTRL_CLK

LVDS_VREFL
L_DDC_DATA

LVDS_VREFH
CRT_GREEN*

L_BKLT_CTRL
L_CTRL_DATA
CRT_DDC_CLK

CRT_TVO_IREF

TV_DCONSEL_1
TV_DCONSEL_0
CRT_DDC_DATA

LVDSB_DATAP_2
LVDSB_DATAP_1
LVDSB_DATAP_0
LVDSA_DATAP_2
LVDSA_DATAP_1
LVDSA_DATAP_0

LVDSB_DATAN_2
LVDSB_DATAN_1
LVDSB_DATAN_0
LVDSA_DATAN_2
LVDSA_DATAN_1
LVDSA_DATAN_0

SDVO_CTRL_CLK
SDVO_CTRL_DATA
MISC LVDS TV VGA

J51
PEG_RXN_0
L51
PEG_RXN_1 N47
PEG_RXN_2
A35 RSVD_1 PEG_RXN_3 T45
B37 T50
RSVD_2 PEG_RXN_4
B36 RSVD_3 PEG_RXN_5 U40
B34 Y44
RSVD_4 PEG_RXN_6
26-B4

C34 Y40
RSVD_5 PEG_RXN_7
BF23 Y17 R20 AB51
BG23 RSVD_6 Y19 VCC_AXG_NCTF_25 VCC_AXG_1 T14 PEG_RXN_8 W49

C
RSVD_7 VCC_AXG_NCTF_26 VCC_AXG_2 PEG_RXN_9
BJ29 Y20 W13 AD44

3
3

RSVD_8 VCC_AXG_NCTF_27 VCC_AXG_3 PEG_RXN_10


BJ20 Y21 W14 AD40
RSVD_9 VCC_AXG_NCTF_28 VCC_AXG_4 PEG_RXN_11
BK22 RSVD_10 Y23 VCC_AXG_NCTF_29 VCC_AXG_5 Y12 PEG_RXN_12 AG46
BC23 Y24 AA20 AH49
BD24 RSVD_11 Y26 VCC_AXG_NCTF_30 VCC_AXG_6 AA23 PEG_RXN_13 AG45
RSVD_12 VCC_AXG_NCTF_31 VCC_AXG_7 PEG_RXN_14
BE24 Y28 AA26 AG41
RSVD_13 VCC_AXG_NCTF_32 VCC_AXG_8 PEG_RXN_15

18-C4 18-C2
19-C4 19-C2
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

BH39 Y29 AA28


RSVD_14 VCC_AXG_NCTF_33 VCC_AXG_9
PEG1_RXN(15:0)

BF19 RSVD_20
a AA16 VCC_AXG_NCTF_34 VCC_AXG_10 AB21

o
BH20 AA17 AB24 J50
RSVD_21 VCC_AXG_NCTF_35 VCC_AXG_11 PEG_RXP_0
BK18 RSVD_22 AB16 VCC_AXG_NCTF_36 VCC_AXG_12 AB29 PEG_RXP_1 L50
BJ18 AB19 AC20 M47
AW20 RSVD_23 AC16 VCC_AXG_NCTF_37 VCC_AXG_13 AC21 PEG_RXP_2 U44
RSVD_24 VCC_AXG_NCTF_38 VCC_AXG_14 PEG_RXP_3
BK20 AC17 AC23 T49
P36 RSVD_25 AC19 VCC_AXG_NCTF_39 VCC_AXG_15 AC24 PEG_RXP_4 T41
RSVD_26 VCC_AXG_NCTF_40 VCC_AXG_16 PEG_RXP_5
P37 AD15 AC26 W45
26-C4

RSVD_27 VCC_AXG_NCTF_41 VCC_AXG_17 PEG_RXP_6

RVSD
R35 AD16 AC28 W41

MEM1_AMA(14)
MEM1_BMA(14)
RSVD_28 VCC_AXG_NCTF_42 VCC_AXG_18 PEG_RXP_7
N35 RSVD_29 AD17 VCC_AXG_NCTF_43 VCC_AXG_19 AC29 PEG_RXP_8 AB50

n
GFX VCC

J12 AF16 AD20 Y48


H10 RSVD_30 AF19 VCC_AXG_NCTF_44 VCC_AXG_20 AD23 PEG_RXP_9 AC45
RSVD_31 VCC_AXG_NCTF_45 VCC_AXG_21 PEG_RXP_10
AR12 AH15 AD24 AC41
m
AR13 RSVD_32 AH16 VCC_AXG_NCTF_46 VCC_AXG_22 AD28 PEG_RXP_11 AH47

P3.3V
RSVD_33 VCC_AXG_NCTF_47 VCC_AXG_23 PEG_RXP_12
AM12 RSVD_34 AH17 VCC_AXG_NCTF_48 VCC_AXG_24 AF21 PEG_RXP_13 AG49
AN13 AH19 AF26 AH45
RSVD_35 VCC_AXG_NCTF_49 VCC_AXG_25 PEG_RXP_14

R157
R156
R158
AR37 RSVD_36 AJ16 VCC_AXG_NCTF_50 VCC_AXG_26 AA31 PEG_RXP_15 AG42
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

AM36 AJ17 AH20


RSVD_37 VCC_AXG_NCTF_51 VCC_AXG_27
PEG1_RXP(15:0)

PCIE GFX

AL36 AJ19 AH21


RSVD_38 VCC_AXG_NCTF_52 VCC_AXG_28
AM37 AK16 AH23 N45
RSVD_39 VCC_AXG_NCTF_53 VCC_AXG_29 PEG_TXN_0

CPU1_BSEL2
CPU1_BSEL1
CPU1_BSEL0
C48 AK19 AH24 U39 C232 100nF

60-D3
60-D3
s

10K
10K
10K
RSVD_40 VCC_AXG_NCTF_54 VCC_AXG_30 PEG_TXN_1
D47 AL16 AH26 U47 C636 100nF
RSVD_41 VCC_AXG_NCTF_55 VCC_AXG_31 PEG_TXN_2
B44 AL17 AD31 N51 C351 100nF
RSVD_42 VCC_AXG_NCTF_56 VCC_AXG_32 PEG_TXN_3
C44 AL19 AJ20 R50 C354 100nF
26-C4

RSVD_43 VCC_AXG_NCTF_57 VCC_AXG_33 PEG_TXN_4


D20 AL20 AN14 T42 C353 100nF
2 OF 5

RSVD_44 VCC_AXG_NCTF_58 VCC_AXG_34


U510-2

B51 AL21 PEG_TXN_5 Y43 100nF


RSVD_45 VCC_AXG_NCTF_59 PEG_TXN_6
C357

8-B4 19-C3 14-B1


14-A4
18-C3 14-B1
8-C4 11-C4
8-C4 11-C4
8-C4 11-C4
AL23 T17 W46 C359 100nF
GFX VCC NCTF

VCC_AXG_NCTF_60 VCC_AXG_NCTF_1 PEG_TXN_7


S fid
AM15 T18 W38 C362 100nF
VCC_AXG_NCTF_61 VCC_AXG_NCTF_2 PEG_TXN_8
P27 AM16 T19 AD39 C363 100nF
LE88CLPM

CFG_0 VCC_AXG_NCTF_62 VCC_AXG_NCTF_3 PEG_TXN_9


u

N27 AM19 T21 AC46 C366 100nF


CFG_1 VCC_AXG_NCTF_63 VCC_AXG_NCTF_4 PEG_TXN_10
N24 AM20 T22 AC49 C367 100nF
CFG_2 VCC_AXG_NCTF_64 VCC_AXG_NCTF_5 PEG_TXN_11
C21 AM21 T23 AC42 C369 100nF
C23 CFG_3 AM23 VCC_AXG_NCTF_65 VCC_AXG_NCTF_6 T25 PEG_TXN_12 AH39 100nF
CFG_4 VCC_AXG_NCTF_66 VCC_AXG_NCTF_7 PEG_TXN_13
C373
F23 AP15 U15 AE49 C374 100nF

2
2

CFG_5 VCC_AXG_NCTF_67 VCC_AXG_NCTF_8 PEG_TXN_14

60-D3
PEG1_TXN(15:0)

N23 AP16 U16 AH44 C643 100nF


CFG_6 VCC_AXG_NCTF_68 VCC_AXG_NCTF_9 PEG_TXN_15
e
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

G23 AP17 U17 C375 100nF


CFG_7 VCC_AXG_NCTF_69 VCC_AXG_NCTF_10

MCH3_EXTTS0#

MCH3_EXTTS1#
MCH3_CLKREQ#
J20 AP19 U19
CFG_8 VCC_AXG_NCTF_70 VCC_AXG_NCTF_11
C20 CFG_9 AP20 VCC_AXG_NCTF_71 VCC_AXG_NCTF_12 U20 PEG_TXP_0 M45
n

R24 AP21 U21 T38 C233 100nF


L23 CFG_10 AP23 VCC_AXG_NCTF_72 VCC_AXG_NCTF_13 U23 PEG_TXP_1 T46 100nF
C635
CFG

CFG_11 VCC_AXG_NCTF_73 VCC_AXG_NCTF_14 PEG_TXP_2


J23 AP24 U26 N50 C350 100nF
CFG_12 VCC_AXG_NCTF_74 VCC_AXG_NCTF_15 PEG_TXP_3
GFX VCC NCTF

E23 AR20 V16 R51 C352 100nF


CFG_13 VCC_AXG_NCTF_75 VCC_AXG_NCTF_16 PEG_TXP_4
E20 AR21 V17 U43 C355 100nF
CFG_14 VCC_AXG_NCTF_76 VCC_AXG_NCTF_17 PEG_TXP_5
K23 AR23 V19 W42 C356 100nF
n

CFG_15 VCC_AXG_NCTF_77 VCC_AXG_NCTF_18 PEG_TXP_6


M20 AR24 V20 Y47 C358 100nF
CFG_16 VCC_AXG_NCTF_78 VCC_AXG_NCTF_19 PEG_TXP_7
M24 AR26 V21 Y39 C360 100nF
L32 CFG_17 V26 VCC_AXG_NCTF_79 VCC_AXG_NCTF_20 V23 PEG_TXP_8 AC38 100nF
C361
g

CFG_18 VCC_AXG_NCTF_80 VCC_AXG_NCTF_21 PEG_TXP_9


N33 V28 V24 AD47 C364 100nF
CFG_19 VCC_AXG_NCTF_81 VCC_AXG_NCTF_22 PEG_TXP_10
t

L35 V29 Y15 AC50 C365 100nF


CFG_20 VCC_AXG_NCTF_82 VCC_AXG_NCTF_23 PEG_TXP_11
Y31 Y16 AD43 C368 100nF
VCC_AXG_NCTF_83 VCC_AXG_NCTF_24 PEG_TXP_12
AG39 C370 100nF
PEG_TXP_13
AE50 C372 100nF
PEG_TXP_14
i

AH43 C642 100nF


PEG_TXP_15 100nF
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

C376
26-D4

NC PM ME CLK DMI PCIE GFX


a l
PEG1_TXP(15:0)

NC_16
NC_15
NC_14
NC_13
NC_12
NC_11
NC_10
NC_9
NC_8
NC_7
NC_6
NC_5
NC_4
NC_3
NC_2
NC_1
DPRSLPVR
THERMTRIP*
RSTIN*
PWROK
PM_EXT_TS*_1
PM_EXT_TS*_0
PM_DPRSTP*
PM_BM_BUSY*
CL_VREF
CL_RST*
CL_PWROK
CL_DATA
CL_CLK
PEG_CLK*
PEG_CLK
DPLL_REF_SSCLK*
DPLL_REF_SSCLK
DPLL_REF_CLK*
DPLL_REF_CLK
DMI_TXP_3
DMI_TXP_2
DMI_TXP_1
DMI_TXP_0
DMI_TXN_3
DMI_TXN_2
DMI_TXN_1
DMI_TXN_0
DMI_RXP_3
DMI_RXP_2
DMI_RXP_1
DMI_RXP_0
DMI_RXN_3
DMI_RXN_2
DMI_RXN_1
DMI_RXN_0
GFX_VR_EN
GFX_VID_3
GFX_VID_2
GFX_VID_1
GFX_VID_0
PEG_COMPO
PEG_COMPI

A5
E1
J36
L39

BJ1

A49
B50
BL2
BL3
K45
K44
B42
E36
B39
A39
E35

C51
N20
H47
H48
C42
C38

BK2
BK1
G41
M43

BJ51
AJ42
AJ47
AJ41
AJ46
AJ39
AJ38

BL49
BL50
AT43

BK50
BK51
AK50

AN49
AN45
AN41
AN46
AN42
AN47

AM50
AM49
AM43
AM39
AM44
AM40
AM47
N43 R176
1608

1
1

R128

A50 MCH3_CL_VREF
60-C4 57-C4 22-C3
G36 60-C3 20-C1 11-C4 9-A4
AV20 22-B3 24-C2 37-A4
AW49 9-C4 49-C4 60-C3
L36 60-A4 57-C4 20-C1 11-D4
60-D3 22-D3
60-D3 14-A1
60-C4 22-C2
60-C3
60-C4 22-C2
60-C4 22-C2
8-B1
8-B1
22-C2
22-D2
22-D2
22-D2
22-C2
22-D2
22-D2
22-D2
22-C2
22-D2
22-D2
22-D2
22-C2
22-D2
22-D2
22-D2

100 1%
24.9 1%

C305
100nF
P1.05V_PEG

14-B1 60-D3
PLT3_RST#
DMI1_TXP_3
DMI1_TXP_2
DMI1_TXP_1
DMI1_TXP_0
DMI1_TXN_3
DMI1_TXN_2
DMI1_TXN_1
DMI1_TXN_0

DMI1_RXP_3
DMI1_RXP_2
DMI1_RXP_1
DMI1_RXP_0
DMI1_RXN_3
DMI1_RXN_2
DMI1_RXN_1
DMI1_RXN_0

KBC3_PWRGD
KBC3_PWRGD

P1.25V
CPU1_DPRSTP#

P1.25V_M for AMT


MCH3_CL_VREF

1K
MCH3_EXTTS1#
MCH3_EXTTS0#

1%
MCH3_BMBUSY#

390
CLK1_MCH3GPLL

CHP3_CL_CLK_0

CHP3_DPRSLPVR
CLK1_MCH3GPLL#

CHP3_CL_RST#_0
CHP3_CL_DATA_0

R196
R177
CPU1_THRMTRIP#

SAMSUNG
#2
47-D3
25-A4
26-A4
41-D2
40-C3
40-B3
21-B3
9-C4
22-B3
24-C2
49-C4
37-A4

ELECTRONICS
A
B
C
D
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

MEM1_ADQ(63:0) 18-D4
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63
D D

AW44

AW47

AW43

AW40

AW36
AW41

AW11
BG47

BG50

BG42

BG40

BG10
AR43

AR41
AR45

BH49

BH45

AR40

AU15

BD10

AN10

AN11
BA45
AY46

BB45

BB47

BE45

BE44

BE40

AY41
AV38

AV13

AV11

BA13
BA11
BE10
AT42

BF48

BF44

BF40

AT39

AT38

AT13

AT11
BJ45

AW9

AM8

AM9
BD8

BD7

AR5
AR8
AR9
AN3

AN9
AY9

BB9
BB5
AY7

AY6
BB7
AT5
AT7

AT9
SA_DQ_0
SA_DQ_1
SA_DQ_2
SA_DQ_3
SA_DQ_4
SA_DQ_5
SA_DQ_6
SA_DQ_7
SA_DQ_8
SA_DQ_9
SA_DQ_10
SA_DQ_11
SA_DQ_12
SA_DQ_13
SA_DQ_14
SA_DQ_15
SA_DQ_16
SA_DQ_17
SA_DQ_18
SA_DQ_19
SA_DQ_20
SA_DQ_21
SA_DQ_22
SA_DQ_23
SA_DQ_24
SA_DQ_25
SA_DQ_26
SA_DQ_27
SA_DQ_28
SA_DQ_29
SA_DQ_30
SA_DQ_31
SA_DQ_32
SA_DQ_33
SA_DQ_34
SA_DQ_35
SA_DQ_36
SA_DQ_37
SA_DQ_38
SA_DQ_39
SA_DQ_40
SA_DQ_41
SA_DQ_42
SA_DQ_43
SA_DQ_44
SA_DQ_45
SA_DQ_46
SA_DQ_47
SA_DQ_48
SA_DQ_49
SA_DQ_50
SA_DQ_51
SA_DQ_52
SA_DQ_53
SA_DQ_54
SA_DQ_55
SA_DQ_56
SA_DQ_57
SA_DQ_58
SA_DQ_59
SA_DQ_60
SA_DQ_61
SA_DQ_62
SA_DQ_63
BB19 AR49 60-C3 19-C3
MEM1_ABS0 18-B2 18-C4 BK19 SA_BS_0 SM_VREF_0 AW4 54-B4 18-C3
MEM1_VREF
MEM1_ABS1 18-B2 18-C4 BF29
SA_BS_1 SM_VREF_1
MEM1_ABS2 18-B2 18-C4
SA_BS_2
AW30
MEM1_ADM(7:0) 18-B4 0 AT45
SM_CK*0
BA23 18-C4
CLK1_MCLK0#
1 BD44
SA_DM_0 SM_CK*1
AW25 18-B4
CLK1_MCLK1#
2 BD42 SA_DM_1 SM_CK*3 AW23 19-C4
CLK1_MCLK3#

DDR MUX
SA_DM_2 SYSTEM MEMORY A SM_CK*4 CLK1_MCLK4#
3 AW38 19-B4

g
4 AW13 SA_DM_3 AV29
5 BG8
SA_DM_4 SM_CK0
BB23 18-C4
CLK1_MCLK0
6 AY5
SA_DM_5 SM_CK1
BA25 18-C4
CLK1_MCLK1
7 AN6
SA_DM_6 SM_CK3
AV23 19-C4
CLK1_MCLK3
SA_DM_7 SM_CK4 19-C4
CLK1_MCLK4

n
MEM1_ADQS#(7:0) 18-A4 0 AT47 BE29
1 BD47
SA_DQS*_0 SM_CKE0
AY32 18-B4 18-C2
MEM1_CKE0
2 BC41 SA_DQS*_1 SM_CKE1 BD39 18-B2 18-B4
MEM1_CKE1

l
3 BA37
SA_DQS*_2 SM_CKE3
BG37 19-B4 19-C2
MEM1_CKE3
SA_DQS*_3 SM_CKE4 MEM1_CKE4

u
4 BA16 19-B2 19-B4
SA_DQS*_4
5 BH7 AY17
6 BC1
SA_DQS*_5 SB_BS_0
BG18 19-C4 19-B2
MEM1_BBS0
MEM1_BBS1

a
7 AP2 SA_DQS*_6 SB_BS_1 BG36 19-C4 19-B2
SA_DQS*_7 SB_BS_2 MEM1_BBS2
U510-3 19-C4 19-B2

s
MEM1_ADQS(7:0) MEM1_BDM(7:0)

i
18-B4 0 AT46 AR50 0 19-B4
SA_DQS_0 SB_DM_0
C 1 BE48 SA_DQS_1 SB_DM_1 BD49 1
C
LE88CLPM

SYSTEM MEMORY A
2 BB43 BK45 2

t
3 BC37 SA_DQS_2 SB_DM_2 BL39 3
SA_DQS_3 SB_DM_3
4 BB16 BH12 4
SA_DQS_4 SB_DM_4
5
6
BH6
BB2
SA_DQS_5 3 OF 5 SB_DM_5
BJ7
BF3
5
6

m
SA_DQS_6 SB_DM_6

n
7 AP3 AW2 7
SA_DQS_7 SB_DM_7
MEM1_AMA(13:0) 18-C4 0 BJ19 AU50 0 19-A4
MEM1_BDQS#(7:0)
18-D2 1 BD20 SA_MA_0 SB_DQS*_0 BC50 1

a
SA_MA_1 SB_DQS*_1
2 BK27 BL45 2

e
3 BH28 SA_MA_2 SB_DQS*_2 BK38 3
SA_MA_3 SB_DQS*_3
4 BL24 SA_MA_4 SB_DQS*_4 BK12 4
5 BK28 BK7 5

SYSTEM MEMORY B
SA_MA_5 SB_DQS*_5
6 BJ27 SA_MA_6 SB_DQS*_6 BF2 6

S fid
7 BJ25 AV3 7
8 BL28 SA_MA_7 SB_DQS*_7
9 BA28
SA_MA_8
AT50 0 19-B4
MEM1_BDQS(7:0)
10 BC19 SA_MA_9 SB_DQS_0 BD50 1
SA_MA_10 SB_DQS_1
11 BE28 SA_MA_11 SB_DQS_2 BK46 2
12 BG30 BK39 3
SA_MA_12 SB_DQS_3
13 BJ16 SA_MA_13 SB_DQS_4 BJ12 4
BL7 5
BL17 SB_DQS_5 BE2 6
MEM1_ACAS# 18-B2 18-B4 BE18
SA_CAS* SB_DQS_6
AV2 7
MEM1_ARAS#

n
18-B2 18-B4 BA19 SA_RAS* SB_DQS_7
MEM1_AWE# 18-B2 18-B4 AY20
SA_WE*
BC18 0 19-C4
MEM1_BMA(13:0)
SA_RCVEN* SB_MA_0 19-D2
BG28 1
SB_MA_1
BG20 BG25 2
MEM1_CS0# SM_CS*_0 SB_MA_2
B 18-C2 18-C4 BK16 AW17 3 B

o
MEM1_CS1# 18-C2 18-C4 BG16 SM_CS*_1 SB_MA_3 BF25 4
MEM1_CS2# 19-C2 19-C4 BE13
SM_CS*_2 SB_MA_4
BE25 5
MEM1_CS3# 19-C2 19-C4
SM_CS*_3 SB_MA_5 BA29 6
SB_MA_6
DDR MUX

BH18 BC28 7
MEM1_ODT0 18-B2 18-B4 BJ15
SM_ODT_0 SB_MA_7
AY28 8
MEM1_ODT1 SM_ODT_1 SB_MA_8

C
18-B2 18-B4 BJ14 BD37 9
P1.8V_AUX P1.8V_AUX MEM1_ODT2 19-B2 19-B4 BE16
SM_ODT_2 SB_MA_9
BG17 10
MEM1_ODT3 19-B2 19-B4
SM_ODT_3 SB_MA_10 BE37 11
SB_MA_11
R608 22.6 1% BL15
SM_RCOMP SB_MA_12
BA39 12
R609 22.6 1% BK14 SYSTEM MEMORY B BG13 13
SM_RCOMP* SB_MA_13
R621
BK31 BE17
SB_DQ_10
SB_DQ_11
SB_DQ_12
SB_DQ_13
SB_DQ_14
SB_DQ_15
SB_DQ_16
SB_DQ_17
SB_DQ_18
SB_DQ_19
SB_DQ_20
SB_DQ_21
SB_DQ_22
SB_DQ_23
SB_DQ_24
SB_DQ_25
SB_DQ_26
SB_DQ_27
SB_DQ_28
SB_DQ_29
SB_DQ_30
SB_DQ_31
SB_DQ_32
SB_DQ_33
SB_DQ_34
SB_DQ_35
SB_DQ_36
SB_DQ_37
SB_DQ_38
SB_DQ_39
SB_DQ_40
SB_DQ_41
SB_DQ_42
SB_DQ_43
SB_DQ_44
SB_DQ_45
SB_DQ_46
SB_DQ_47
SB_DQ_48
SB_DQ_49
SB_DQ_50
SB_DQ_51
SB_DQ_52
SB_DQ_53
SB_DQ_54
SB_DQ_55
SB_DQ_56
SB_DQ_57
SB_DQ_58
SB_DQ_59
SB_DQ_60
SB_DQ_61
SB_DQ_62
SB_DQ_63
1K SM_RCOMP_VOH SB_CAS* MEM1_BCAS#
SB_DQ_0
SB_DQ_1
SB_DQ_2
SB_DQ_3
SB_DQ_4
SB_DQ_5
SB_DQ_6
SB_DQ_7
SB_DQ_8
SB_DQ_9

1% BL31 AV16 19-B4 19-B2


SM_RCOMP_VOL SB_RAS*
BC17 19-B4 19-B2
MEM1_BRAS#
SB_WE* AY18 19-B4 19-B2
MEM1_BWE#
SB_RCVEN*
C629 C627
R620 10nF 2200nF
AP49
AR51
AW50
AW51
AN51
AN50
AV50
AV49
BA50
BB50
BA49
BE50
BA51
AY49
BF50
BF49
BJ50
BJ44
BJ43
BL43
BK47
BK49
BK43
BK42
BJ41
BL41
BJ37
BJ36
BK41
BJ40
BL35
BK37
BK13
BE11
BK11
BC11
BC13
BE12
BC12
BG12
BJ10
BL9
BK5
BL5
BK9
BK10
BJ8
BJ6
BF4
BH5
BG1
BC2
BK3
BE4
BD3
BJ2
BA3
BB3
AR1
AT3
AY2
AY3
AU2
AT2
3.01K
1%

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63
MEM1_BDQ(63:0)
R610 C621 C619 19-D4
1K 10nF 2200nF
1%
A A
Route as short as possible

SAMSUNG
ELECTRONICS

4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
P1.05V
270uF P1.05V_PEG P1.05V
C139 C93 XC4
C92 C138
1000nF 22000nF 330uF
D 6.3V 220nF 220nF 20% 2.5V
D
AD XC6
C644 B30
330uF

AM35
AC33
AC35
AC36
AD33
AD35
AD36

AH33
AH35
AH36
AH37

AR35
AR36
10000nF

AA33
AA35
AA36
AB33
AB36
AB37

AK33
AK35
AK36
AK37

AP35
AP36
AF33
AF36

AL33
AL35
AJ33
AJ35
AJ36
BLM18PG181SN1

U29
U31
U32
U33
U35
U36
2.5V

V32
V33
V36
V37
Y32
Y33
Y35
Y36
Y37
T30
T34
T35
6.3V AD
P1.05V
P1.25V

VCC_NCTF_50
VCC_NCTF_49
VCC_NCTF_48
VCC_NCTF_47
VCC_NCTF_46
VCC_NCTF_45
VCC_NCTF_44
VCC_NCTF_43
VCC_NCTF_42
VCC_NCTF_41
VCC_NCTF_40
VCC_NCTF_39
VCC_NCTF_38
VCC_NCTF_37
VCC_NCTF_36
VCC_NCTF_35
VCC_NCTF_34
VCC_NCTF_33
VCC_NCTF_32
VCC_NCTF_31
VCC_NCTF_30
VCC_NCTF_29
VCC_NCTF_28
VCC_NCTF_27
VCC_NCTF_26
VCC_NCTF_25
VCC_NCTF_24
VCC_NCTF_23
VCC_NCTF_22
VCC_NCTF_21
VCC_NCTF_20
VCC_NCTF_19
VCC_NCTF_18
VCC_NCTF_17
VCC_NCTF_16
VCC_NCTF_15
VCC_NCTF_14
VCC_NCTF_13
VCC_NCTF_12
VCC_NCTF_11
VCC_NCTF_10
VCC_NCTF_9
VCC_NCTF_8
VCC_NCTF_7
VCC_NCTF_6
VCC_NCTF_5
VCC_NCTF_4
VCC_NCTF_3
VCC_NCTF_2
VCC_NCTF_1
B510
AD51 BLM18PG181SN1
VCC_PEG_1
AL24 V49
VCC_AXM_NCTF_1 VCC_PEG_2
AL26 V50
C240 VCC_AXM_NCTF_2 VCC_PEG_3 R628
C181 C241 AL28 W50 220ohm@100MHz
22000nF 220nF 220nF AL29 VCC_AXM_NCTF_3 VCC_PEG_4 W51 P3.3V P1.25V 100nF 1
20% VCC_AXM_NCTF_4 VCC_PEG_5
AL31 C641

PEG
g
AL32 VCC_AXM_NCTF_5 U51
VCC_AXM_NCTF_6 VCCA_PEG_PLL
AM26 VCC_AXM_NCTF_7 VCC NCTF C236 C674

VCC AXM NCTF


AM28
VCC_AXM_NCTF_8 VCCA_PEG_BG
K50 100nF C377 10000nF
AM29 VCC_AXM_NCTF_9 100nF 6.3V
AM31 U48

n
VCC_AXM_NCTF_10 VCCD_PEG_PLL
C238 C180 C239 AM32
VCC_AXM_NCTF_11
100nF 100nF 100nF AM33
VCC_AXM_NCTF_12 VCCD_LVDS_1
J41
AP29 H42

l
VCC_AXM_NCTF_13 VCCD_LVDS_2

LVDS
AP31 VCC_AXM_NCTF_14

u
AP32 A41
VCC_AXM_NCTF_15 VCCA_LVDS
AP33 VCC_AXM_NCTF_16
AR31 A43

a
VCC_AXM_NCTF_17 VCC_TX_LVDS
AR32
AR33
VCC_AXM_NCTF_18 U510-4 J32

s
VCC_AXM_NCTF_19 VCC_SYNC

i
C LE88CLPM A33 C

CRT
VCCA_CRT_DAC_1
AJ23 B33

t
VCC_AXM_1 VCCA_CRT_DAC_2
P1.25V
AJ26
VCC_AXM_2 4 OF 5
VCC AXM

AK23 A30
AK24 VCC_AXM_3 VCCA_DAC_BG
VCC_AXM_4
AK29 C25

m
VCC_AXM_5 VCCA_TVA_DAC_1

n
XC3 C186 AT31 B25
VCC_AXM_6 VCCA_TVA_DAC_2
150uF 22000nF AT33 VCC_AXM_7
6.3V 20% C27
VCCA_TVB_DAC_1

TV
AL AW18 B27

a
VCCA_SM_1 VCCA_TVB_DAC_2
AV19

e
AU19 VCCA_SM_2 B28
VCCA_SM_3 VCCA_TVC_DAC_1 INSTPAR
AU18 VCCA_SM_4 VCCA_TVC_DAC_2 A28
SHORT5
A SM

AU17
C183 C182 C185 AT22
VCCA_SM_5
B49
22000nF 4700nF 1000nF VCCA_SM_6 VCCA_DPLLA

S fid
AT21
20% 10V 6.3V
AT19 VCCA_SM_7 H49
VCCA_SM_8 VCCA_DPLLB P1.25V
AT18

PLL
AT17 VCCA_SM_9 AL2
VCCA_SM_10 VCCA_HPLL
A SM CK A SM NCTF

AR17 AM2
VCCA_SM_NCTF_1 VCCA_MPLL P1.25V C97
AR16 VCCA_SM_NCTF_2 C607 22000nF C608 R93 B10
P1.25V AN2 100nF 100nF 1 BLM18PG181SN1
VCCD_HPLL 20%
B13
BC29 AJ50 P1.25V BLM18PG181SN1
C141

n
BB29 VCCA_SM_CK_1 VCC_DMI
100nF

DMI
C243 C245 VCCA_SM_CK_2
22000nF 1000nF VCC_RXR_DMI_1 AH50 C304 C98
AU28 AH51 100nF
20% 6.3V
AU24
VCC_AXD_1 VCC_RXR_DMI_2 22000nF
VCC_AXD_2 20%
B AT30 C40 B

o
VCC AXD

AT29 VCC_AXD_3 VCC_HV_1 B40 P1.05V_PEG P1.05V

HV
VCC_AXD_4 VCC_HV_2
AT25 B31
AT23 VCC_AXD_5 VCC SM LF VCC SM CK VCC SM M32
C246 VCC_AXD_6 VCCD_CRT

TV/CRT
1000nF C248 VCCD_TVDAC L29
C645
VCC_SM_CK_4
VCC_SM_CK_3
VCC_SM_CK_2
VCC_SM_CK_1

100nF AR29
VCC_SM_LF_7
VCC_SM_LF_6
VCC_SM_LF_5
VCC_SM_LF_4
VCC_SM_LF_3
VCC_SM_LF_2
VCC_SM_LF_1

6.3V VCC_AXD_NCTF_1 10000nF

C
N28
VCC_SM_36
VCC_SM_35
VCC_SM_34
VCC_SM_33
VCC_SM_32
VCC_SM_31
VCC_SM_30
VCC_SM_29
VCC_SM_28
VCC_SM_27
VCC_SM_26
VCC_SM_25
VCC_SM_24
VCC_SM_23
VCC_SM_22
VCC_SM_21
VCC_SM_20
VCC_SM_19
VCC_SM_18
VCC_SM_17
VCC_SM_16
VCC_SM_15
VCC_SM_14
VCC_SM_13
VCC_SM_12
VCC_SM_11
VCC_SM_10
VCCD_QDAC 6.3V

VCC_SM_9
VCC_SM_8
VCC_SM_7
VCC_SM_6
VCC_SM_5
VCC_SM_4
VCC_SM_3
VCC_SM_2
VCC_SM_1
B23
VCC AXF

B21 VCC_AXF_1
VCC_AXF_2 P3.3V P1.05V
A21
VCC_AXF_3
R153 12.1 3 1
P1.25V 1%
AT6
AW8
BD4
BD17
BE39
BC39
AW45

BJ23
BJ24
BK23
BK24

BL33
BK35
BK34
BK33
BK32
BJ34
BJ33
BJ32
BH35
BH34
BH32
BG35
BG33
BG32
BF34
BF33
BE35
BE33
BE32
BD35
BD32
BC35
BC33
BC32
BB33
BA35
BA33
BA32
AY35
AW35
AW33
AV33
AU35
AU33
AU32
AU30
C235 D14
100nF BAT54
R160
0
P1.25V P1.5V
6.3V
6.3V
16V

C242 C184 C179 C237 B24


1000nF
1000nF

22000nF 1000nF
100nF
100nF
220nF
220nF
470nF

100nF P1.8V_AUX P1.8V_AUX 100nF BLM18PG181SN1


20% 6.3V 10V
NO STUFF B519
C620 C628 C630 XC5
C142
C143
C144
C187
C247
C244
C306

C618 22000nF BLM18PG181SN1 C249 22000nF 22000nF 330uF


100nF 20% R611 100nF 20% 20%
2.5V
AD
A Crestline : 22 uF, 5.6 nH 1 A
Crestline : 0ohm (No Filter)
Crestline : 5.6 nH (Filter)

C622 SAMSUNG
10000nF
6.3V
ELECTRONICS

4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

D D

*POCAFEB-11 Only (Remove in MP Model)

AW12
AW16
AW24
AW29
AW32
AM41
AM45

AN38
AN39
AN43

AR11

AR39
AR44
AR47

AU23
AU29

AU36
AU49
AU51
AP48
AP50

AV25
AV39
AV48

AY10
AY24
AY37
AY42
AY43
AY45
AY47
AY50
AT10
AT14
AT27
AT41
AT49

AW1

AW5
AW7
AM4

AN1

AN5
AN7

AR2

AR7

AU1

AU3
AP4

B10
Current Setting (def. : default Option)
CFG# Low High

VSS_71
VSS_72
VSS_73
VSS_74
VSS_75
VSS_76
VSS_77
VSS_78
VSS_79
VSS_80
VSS_81
VSS_82
VSS_83
VSS_84
VSS_85
VSS_86
VSS_87
VSS_88
VSS_89
VSS_90
VSS_91
VSS_92
VSS_93
VSS_94
VSS_95
VSS_96
VSS_97
VSS_98
VSS_99
VSS_100
VSS_101
VSS_102
VSS_103
VSS_104
VSS_105
VSS_106
VSS_107
VSS_108
VSS_109
VSS_110
VSS_111
VSS_112
VSS_113
VSS_114
VSS_115
VSS_116
VSS_117
VSS_118
VSS_119
VSS_120
A13 B20
VSS_1 VSS_121
A15 VSS_2 VSS_122 B24 CFG(5) DMIx2 DMIx4 (def.)
A17 B29 CFG(6) Reserved DDR-II (def.)
A24 VSS_3 VSS_123 B30
AA21
VSS_4 VSS_124
B35
CFG(7) DT/Transportable Mobile CPU (def.)

g
AA24 VSS_5 VSS_125 B38 CFG(9) PEG Reversal Normal
VSS_6 VSS VSS_126
AA29 VSS_7 VSS_127 B43 CFG(16) Dynamic ODT Dynamic ODT
AA32 B46 Disabled Enabled (def.)
VSS_8 VSS_128
AB20 B5
AB23
VSS_9
C36 L24
VSS_129
B8
CFG(18) VCC 1.05V (def.) VCC 1.5V

n
AB26 VSS_10 C7 VSS_211 VSS_262 L28 VSS_130 BA1 CFG(19) DMI Lane Normal DM