Академический Документы
Профессиональный Документы
Культура Документы
P0.0
P0.1
P0.2
P0.3
VCC
VCC
P1.3
(A8) P2.0
(A9) P2.1
(A10) P2.2
(A11) P2.3
(A12) P2.4
(RD) P3.7
X TA L 2
GND
GND
P0.6 (AD6)
(WR) P3.6
P1.7 9 37
RST 10 36 P0.7 (AD7)
(RXD) P3.0 11 35 EA/VPP
NC 12 34 NC
(TXD) P3.1 13 33 ALE/PROG
(INT0) P3.2 14 32 PSEN
(INT1) P3.3 15 31 P2.7 (A15)
(T0) P3.4 16 30 P2.6 (A14)
(T1) P3.5 1 7 1 9 2 1 2 3 2 5 2 72 9 P2.5 (A13)
18 20 22 24 26 28
(A9) P2.1
X TA L 2
X TA L 1
NC
(A8) P2.0
GND
(A10) P2.2
(A12) P2.4
(A11) P2.3
(WR) P3.6
(RD) P3.7
Rev. 1012A–02/98
1
Block Diagram
P0.0 - P0.7 P2.0 - P2.7
VCC
PROGRAM
B STACK ADDRESS
ACC POINTER
REGISTER REGISTER
BUFFER
TMP2 TMP1
PC
ALU INCREMENTER
PROGRAM
PSW COUNTER
PSEN
ALE/PROG TIMING
AND INSTRUCTION DPTR
EA / VPP CONTROL REGISTER
RST
PORT 1 PORT 3
LATCH LATCH
OSC
PORT 1 DRIVERS PORT 3 DRIVERS
2 Not
Not
The AT87F51 provides the following standard features: 4K when emitting 1s. During accesses to external data mem-
bytes of QuickFlash, 128 bytes of RAM, 32 I/O lines, two ory that use 8-bit addresses (MOVX @ RI), Port 2 emits the
16-bit timer/counters, a five vector two-level interrupt archi- contents of the P2 Special Function Register.
tecture, a full duplex serial port, on-chip oscillator and clock Port 2 also receives the high-order address bits and some
circuitry. In addition, the AT87F51 is designed with static control signals during QuickFlash programming and verifi-
logic for operation down to zero frequency and supports cation.
two software selectable power saving modes. The Idle
Mode stops the CPU while allowing the RAM, Port 3
timer/counters, serial port and interrupt system to continue Port 3 is an 8-bit bidirectional I/O port with internal pullups.
functioning. The Power Down Mode saves the RAM con- The Port 3 output buffers can sink/source four TTL inputs.
tents but freezes the oscillator disabling all other chip func- When 1s are written to Port 3 pins they are pulled high by
tions until the next hardware reset. the internal pullups and can be used as inputs. As inputs,
Port 3 pins that are externally being pulled low will source
current (IIL) because of the pullups.
Pin Description Port 3 also serves the functions of various special features
VCC of the AT87F51 as listed below:
Supply voltage.
Port Pin Alternate Functions
GND
Ground. P3.0 RXD (serial input port)
3
When the AT87F51 is executing code from external pro- It should be noted that when idle is terminated by a hard
gram memory, PSEN is activated twice each machine ware reset, the device normally resumes program execu-
cycle, except that two PSEN activations are skipped during tion, from where it left off, up to two machine cycles before
each access to external data memory. the internal reset algorithm takes control. On-chip hardware
EA/VPP inhibits access to internal RAM in this event, but access to
the port pins is not inhibited. To eliminate the possibility of
External Access Enable. EA must be strapped to GND in
an unexpected write to a port pin when Idle is terminated by
order to enable the device to fetch code from external pro-
reset, the instruction following the one that invokes Idle
gram memory locations starting at 0000H up to FFFFH.
should not be one that writes to a port pin or to external
Note, however, that if lock bit 1 is programmed, EA will be
memory.
internally latched on reset.
EA should be strapped to VCC for internal program execu- Figure 1. Oscillator Connections
tions.
C2
This pin also receives the 12-volt programming enable volt-
XTAL2
age (VPP) during QuickFlash programming.
XTAL1
Input to the inverting oscillator amplifier and input to the
C1
internal clock operating circuit. XTAL1
XTAL2
Output from the inverting oscillator amplifier.
GND
Oscillator Characteristics
XTAL1 and XTAL2 are the input and output, respectively,
of an inverting amplifier which can be configured for use as
an on-chip oscillator, as shown in Figure 1. Either a quartz
crystal or ceramic resonator may be used. To drive the Note: C1, C2 = 30 pF ± 10 pF for Crystals
= 40 pF ± 10 pF for Ceramic Resonators
device from an external clock source, XTAL2 should be left
unconnected while XTAL1 is driven as shown in Figure 2. Figure 2. External Clock Drive Configuration
There are no requirements on the duty cycle of the external
clock signal, since the input to the internal clocking circuitry
is through a divide-by-two flip-flop, but minimum and maxi-
mum voltage high and low time specifications must be
observed.
Idle Mode
In idle mode, the CPU puts itself to sleep while all the on-
chip peripherals remain active. The mode is invoked by
software. The content of the on-chip RAM and all the spe-
cial functions registers remain unchanged during this
mode. The idle mode can be terminated by any enabled
interrupt or by a hardware reset.
4 Not
Not
Programming the QuickFlash Data Polling: The AT87F51 features Data Polling to indi-
cate the end of a write cycle. During a write cycle, an
The AT87F51 is shipped with the on-chip QuickFlash mem-
attempted read of the last byte written will result in the com-
ory array ready to be programmed. The programming inter-
plement of the written datum on PO.7. Once the write cycle
face needs a high-voltage (12-volt) program enable signal
and is compatible with conventional third-party Flash or has been completed, true data are valid on all outputs, and
EPROM programmers. the next cycle may begin. Data Polling may begin any time
after a write cycle has been initiated.
The AT87F51 code memory array is programmed byte-by-
byte. Ready/Busy: The progress of byte programming can also
be monitored by the RDY/BSY output signal. P3.4 is pulled
Programming Algorithm: Before programming the
low after ALE goes high during programming to indicate
AT87F51, the address, data, and control signals should be
BUSY. P3.4 is pulled high again when programming is
set up according to the QuickFlash programming mode
done to indicate READY.
table and Figures 3 and 4. To program the AT87F51, take
the following steps: Program Verify: If lock bits LB1 and LB2 have not been
programmed, the programmed code data can be read back
1. Input the desired memory location on the address
via the address and data lines for verification. The lock bits
lines.
cannot be verified directly. Verification of the lock bits is
2. Input the appropriate data byte on the data lines. achieved by observing that their features are enabled.
3. Activate the correct combination of control signals. Reading the Signature Bytes: The signature bytes are
4. Raise EA/VPP to 12V. read by the same procedure as a normal verification of
5. Pulse ALE/PROG once to program a byte in the Quick- locations 030H, 031H, and 032H, except that P3.6 and
Flash array or the lock bits. The byte-write cycle is self- P3.7 must be pulled to a logic low. The values returned are
timed and typically takes no more than 1.5 ms. Repeat as follows.
steps 1 through 5, changing the address and data for (030H) = 1EH indicates manufactured by Atmel
the entire array or until the end of the object file is (031H) = 87H indicates 87F family
reached. (032H) = 01H indicates 87F51
5
Programming Interface
Every code byte in the QuickFlash array can be pro- All major programming vendors offer worldwide support for
grammed by using the appropriate combination of control the Atmel microcontroller series. Please contact your local
signals. The write operation cycle is self-timed and once programming vendor for the appropriate software revision.
initiated, will automatically time itself to completion.
Bit - 2 H L 12V H H L L
Bit - 3 H L 12V H L H L
Figure 3. Programming the QuickFlash Memory Figure 4. Verifying the QuickFlash Memory
+5V +5V
AT87F51 AT87F51
A0 - A7 VCC A0 - A7 VCC
ADDR. P1 ADDR. P1
OOOOH/OFFFH PGM OOOOH/0FFFH PGM DATA
P2.0 - P2.3 P0 P2.0 - P2.3 P0 (USE 10K
A8 - A11 DATA A8 - A11 PULLUPS)
P2.6 P2.6
6 Not
Not
7
QuickFlash Programming and Verification Waveforms
PROGRAMMING VERIFICATION
P1.0 - P1.7
ADDRESS ADDRESS
P2.0 - P2.3
tAVQV
PORT 0 DATA IN DATA OUT
tDVGL tGHDX
tAVGL tGHAX
ALE/PROG
tSHGL tGHSL
tGLGH
VPP LOGIC 1
EA/VPP LOGIC 0
tEHSH tEHQZ
tELQV
P2.7
(ENABLE)
tGHBL
P3.4
(RDY/BSY) BUSY READY
tWC
8 Not
Not
DC Characteristics
TA = -40°C to 85°C, VCC = 5.0V ± 20% (unless otherwise noted)
Symbol Parameter Condition Min Max Units
VIL Input Low Voltage (Except EA) -0.5 0.2 VCC - 0.1 V
VIH Input High Voltage (Except XTAL1, RST) 0.2 VCC + 0.9 VCC + 0.5 V
VIH1 Input High Voltage (XTAL1, RST) 0.7 VCC VCC + 0.5 V
(1)
VOL Output Low Voltage (Ports 1,2,3) IOL = 1.6 mA 0.45 V
VOH Output High Voltage IOH = -60 µA, VCC = 5V ± 10% 2.4 V
(Ports 1,2,3, ALE, PSEN)
IOH = -25 µA 0.75 VCC V
VOH1 Output High Voltage IOH = -800 µA, VCC = 5V ± 10% 2.4 V
(Port 0 in External Bus Mode)
IOH = -300 µA 0.75 VCC V
ILI Input Leakage Current (Port 0, EA) 0.45 < VIN < VCC ±10 µA
VCC = 3V 40 µA
Notes: 1. Under steady state (non-transient) conditions, IOL must be externally limited as follows:
Maximum IOL per port pin: 10 mA
Maximum IOL per 8-bit port: Port 0: 26 mA
Ports 1, 2, 3: 15 mA
Maximum total IOL for all output pins: 71 mA
If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater
than the listed test conditions.
2. Minimum VCC for Power Down is 2V.
9
AC Characteristics
(Under Operating Conditions; Load Capacitance for Port 0, ALE/PROG, and PSEN = 100 pF; Load Capacitance for all other
outputs = 80 pF)
10 Not
Not
tAVIV
PSEN
tLLDV
tRLRH
tLLWL
RD tLLAX
tRLDV tRHDZ
tAVLL
tRLAZ
tRHDX
tAVWL
tAVDV
PORT 2 P2.0 - P2.7 OR A8 - A15 FROM DPH A8 - A15 FROM PCH
11
External Data Memory Write Cycle
tLHLL
ALE
tWHLH
PSEN
tLLWL tWLWH
WR tLLAX
tAVLL tQVWX tWHQX
tQVWH
tAVWL
tCHCX
tCHCX tCLCH tCHCL
VCC - 0.5V
0.7 VCC
12 Not
Not
VCC - 0.5V V OL -
0.2 VCC + 0.9V V LOAD+ 0.1V 0.1V
Note: 1. AC Inputs during testing are driven at VCC - 0.5V for Note: 1. For timing purposes, a port pin is no longer floating
a logic 1 and 0.45V for a logic 0. Timing measure- when a 100 mV change from load voltage occurs. A
ments are made at VIH min. for a logic 1 and VIL port pin begins to float when 100 mV change from
max. for a logic 0. the loaded VOH/VOL level occurs.
13
Ordering Information
Speed Power
(MHz) Supply Ordering Code Package Operation Range
12 5V ± 20% AT87F51-12AC 44A Commercial
AT87F51-12JC 44J (0° C to 70° C)
AT87F51-12PC 40P6
AT87F51-12AI 44A Industrial
AT87F51-12JI 44J (-40° C to 85° C)
AT87F51-12PI 40P6
16 5V ± 20% AT87F51-16AC 44A Commercial
AT87F51-16JC 44J (0° C to 70° C)
AT87F51-16PC 40P6
AT87F51-16AI 44A Industrial
AT87F51-16JI 44J (-40° C to 85° C)
AT87F51-16PI 40P6
20 5V ± 20% AT87F51-20AC 44A Commercial
AT87F51-20JC 44J (0° C to 70° C)
AT87F51-20PC 40P6
AT87F51-20AI 44A Industrial
AT87F51-20JI 44J (-40° C to 85° C)
AT87F51-20PI 40P6
24 5V ± 20% AT87F51-24AC 44A Commercial
AT87F51-24JC 44J (0° C to 70° C)
AT87F51-24PC 40P6
AT87F51-24AI 44A Industrial
AT87F51-24JI 44J (-40° C to 85° C)
AT87F51-24PI 40P6
Package Type
44A 44-Lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44J 44-Lead, Plastic J-Leaded Chip Carrier (PLCC)
40P6 40-Lead, 0.600” Wide, Plastic Dual Inline Package (PDIP)
14 Not
Not
Packaging Information
44A, 44-Lead, Thin (1.0 mm) Plastic Gull Wing Quad 44J, 44-Lead, Plastic J-Leaded Chip Carrier (PLCC)
Flat Package (TQFP) Dimension in Inches and (Millimeters)
Dimensions in Millimeters and (Inches)* JEDEC STANDARD MS-018 AC
.656(16.7) .630(16.0)
0.45(0.018) SQ
.650(16.5) .590(15.0)
0.80(0.031) BSC 0.30(0.012) .032(.813) .021(.533)
.026(.660) .695(17.7) .013(.330)
SQ
.685(17.4)
2.07(52.6)
2.04(51.8) PIN
1
.566(14.4)
.530(13.5)
.090(2.29)
1.900(48.26) REF MAX
.220(5.59) .005(.127)
MAX MIN
SEATING
PLANE
.065(1.65)
.161(4.09) .015(.381)
.125(3.18)
.022(.559)
.065(1.65) .014(.356)
.110(2.79) .041(1.04)
.090(2.29)
.630(16.0)
.590(15.0)
0 REF
.012(.305) 15
.008(.203)
.690(17.5)
.610(15.5)
15
Atmel Headquarters Atmel Operations
Corporate Headquarters Atmel Colorado Springs
2325 Orchard Parkway 1150 E. Cheyenne Mtn. Blvd.
San Jose, CA 95131 Colorado Springs, CO 80906
TEL (408) 441-0311 TEL (719) 576-3300
FAX (408) 487-2600 FAX (719) 540-1759
Europe Atmel Rousset
Atmel U.K., Ltd. Zone Industrielle
Coliseum Business Centre 13106 Rousset Cedex, France
Riverside Way TEL (33) 4 42 53 60 00
Camberley, Surrey GU15 3YL FAX (33) 4 42 53 60 01
England
TEL (44) 1276-686677
FAX (44) 1276-686697
Asia
Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road
Tsimshatsui East
Kowloon, Hong Kong
TEL (852) 27219778
FAX (852) 27221369
Japan
Atmel Japan K.K.
Tonetsu Shinkawa Bldg., 9F
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581
Fax-on-Demand
North America:
1-(800) 292-8635
International:
1-(408) 441-0732
e-mail
literature@atmel.com
Web Site
http://www.atmel.com
BBS
1-(408) 436-4309