Вы находитесь на странице: 1из 24

ree

Lead-Fage
P a c k ns
GAL16V8
Optio le! High Performance E2CMOS PLD
b
Availa Generic Array Logic™

Features Functional Block Diagram


I/CLK
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY CLK
— 3.5 ns Maximum Propagation Delay
— Fmax = 250 MHz
8 OLMC I/O/Q
— 3.0 ns Maximum from Clock Input to Data Output
— UltraMOS® Advanced CMOS Technology I

See Ordering Information section for product status.


• 50% to 75% REDUCTION IN POWER FROM BIPOLAR
8 OLMC I/O/Q
— 75mA Typ Icc on Low Power Device
— 45mA Typ Icc on Quarter Power Device I

• ACTIVE PULL-UPS ON ALL PINS

PROGRAMMABLE
8 OLMC I/O/Q

Select devices have been discontinued.


• E2 CELL TECHNOLOGY
I
— Reconfigurable Logic

AND-ARRAY
— Reprogrammable Cells

(64 X 32)
8 OLMC I/O/Q
— 100% Tested/100% Yields
— High Speed Electrical Erasure (<100ms) I
— 20 Year Data Retention
8 OLMC I/O/Q
• EIGHT OUTPUT LOGIC MACROCELLS
— Maximum Flexibility for Complex Logic Designs I
— Programmable Output Polarity
— Also Emulates 20-pin PAL® Devices with Full 8 OLMC I/O/Q
Function/Fuse Map/Parametric Compatibility
I
• PRELOAD AND POWER-ON RESET OF ALL REGISTERS
— 100% Functional Testability 8 OLMC I/O/Q

• APPLICATIONS INCLUDE: I
— DMA Control
— State Machine Control 8 OLMC I/O/Q
— High Speed Graphics Processing
I
— Standard Logic Speed Upgrade OE
I/OE
• ELECTRONIC SIGNATURE FOR IDENTIFICATION
• LEAD-FREE PACKAGE OPTIONS
Pin Configuration
PLCC
Description I I I/CLK Vcc I/O/Q
2 20
DIP
The GAL16V8, at 3.5 ns maximum propagation delay time, com- I 4 18 I/O/Q

bines a high performance CMOS process with Electrically Eras- I I/O/Q I/CLK 1 20 Vcc
able (E2) floating gate technology to provide the highest speed GAL16V8
I 6 16 I/O/Q
performance available in the PLD market. High speed erase times Top View I I/O/Q
(<100ms) allow the devices to be reprogrammed quickly and ef- I I/O/Q
I I/O/Q
ficiently.
I 8 14 I/O/Q GAL
The generic architecture provides maximum design flexibility by 9 11 13 I I/O/Q
16V8
allowing the Output Logic Macrocell (OLMC) to be configured by I GND I/OE I/O/Q I/O/Q
5 I/O/Q
I
the user. An important subset of the many architecture configura-
tions possible with the GAL16V8 are the PAL architectures listed SOIC I 15 I/O/Q
in the table of the macrocell description section. GAL16V8 devices I/CLK 1 20 Vcc
I I/O/Q I I/O/Q
are capable of emulating any of these PAL architectures with full
I I/O/Q
function/fuse map/parametric compatibility. GAL I I/O/Q
I I/O/Q

Unique test circuitry and reprogrammable cells allow complete AC, I 5 16V8 I/O/Q
I I/O/Q
I Top 15 I/O/Q
DC, and functional testing during manufacture. As a result, Lattice
Semiconductor delivers 100% field programmability and function- I View I/O/Q GND 10 11 I/OE
I I/O/Q
ality of all GAL products. In addition, 100 erase/write cycles and I I/O/Q
data retention in excess of 20 years are specified. GND 10 11 I/OE

Copyright © 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. August 2006
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
16v8_11 1
Specifications GAL16V8
GAL16V8 Ordering Information
Conventional Packaging
Commercial Grade Specifications
Tpd (ns) Tsu (ns) Tco (ns) Icc (mA) Ordering # Package
3.5 2.5 3. 0 115 GAL16V8D-3LJ1 20-Lead PLCC

5 3 4 115 GAL16V8C-5LP 1 20-Pin Plastic DIP


115 GAL16V8D-5LJ 20-Lead PLCC

See Ordering Information section for product status.


7.5 7 5 115 GAL16V8D-7LP 20-Pin Plastic DIP
115 GAL16V8C-7LP 1 20-Pin Plastic DIP
115 GAL16V8D-7LJ 20-Lead PLCC
115 GAL16V8D-7LS1 20-Pin SOIC

Select devices have been discontinued.


10 10 7 55 GAL16V8D-10QP 20-Pin Plastic DIP
55 GAL16V8D-10QJ 20-Lead PLCC
115 GAL16V8D-10LP 20-Pin Plastic DIP
115 GAL16V8D-10LJ 20-Lead PLCC
115 GAL16V8D-10LS1 20-Pin SOIC
15 12 10 55 GAL16V8D-15QP 20-Pin Plastic DIP
55 GAL16V8D-15QJ 20-Lead PLCC
90 GAL16V8D-15LP 20-Pin Plastic DIP
90 GAL16V8D-15LJ 20-Lead PLCC
90 GAL16V8D-15LS1 20-Pin SOIC
25 15 12 55 GAL16V8D-25QP 20-Pin Plastic DIP
55 GAL16V8D-25QJ 20-Lead PLCC
90 GAL16V8D-25LP 20-Pin Plastic DIP
90 GAL16V8D-25LJ 20-Lead PLCC
90 GAL16V8D-25LS 1
20-Pin SOIC
1. Discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.

Industrial Grade Specifications


Tpd (ns) Tsu (ns) Tco (ns) Icc (mA) Ordering # Package
7.5 7 5 130 GAL16V8D-7LPI 20-Pin Plastic DIP
130 GAL16V8D-7LJI 20-Lead PLCC
10 10 7 130 GAL16V8D-10LPI 20-Pin Plastic DIP
130 GAL16V8D-10LJI 20-Lead PLCC
15 12 10 13 0 GAL16V8D-15LPI 20-Pin Plastic DIP
130 GAL16V8D-15LJI 20-Lead PLCC
20 13 11 65 GAL16V8D-20QPI 20-Pin Plastic DIP
65 GAL16V8D-20QJI 20-Lead PLCC
25 15 12 65 GAL16V8D-25QPI 20-Pin Plastic DIP
65 GAL16V8D-25QJI 20-Lead PLCC
130 GAL16V8D-25LPI 20-Pin Plastic DIP
130 GAL16V8D-25LJI 20-Lead PLCC

2
Specifications GAL16V8
Lead-Free Packaging
Commercial Grade Specifications
Tpd (ns) Tsu (ns) Tco (ns) Icc (mA) Ordering # Package
1
3.5 2.5 3. 0 115 GAL16V8D-3LJN Lead-Free 20-Lead PLCC

5 3 4 115 GAL16V8D-5LJN Lead-Free 20-Lead PLCC


7.5 7 5 115 GAL16V8D-7LPN Lead-Free 20-Pin Plastic DIP
115 GAL16V8D-7LJN Lead-Free 20-Lead PLCC
10 10 7 55 GAL16V8D-10QPN Lead-Free 20-Pin Plastic DIP
55 GAL16V8D-10QJN Lead-Free 20-Lead PLCC

See Ordering Information section for product status.


115 GAL16V8D-10LPN Lead-Free 20-Pin Plastic DIP
115 GAL16V8D-10LJN Lead-Free 20-Lead PLCC
15 12 10 55 GAL16V8D-15QPN Lead-Free 20-Pin Plastic DIP
55 GAL16V8D-15QJN Lead-Free 20-Lead PLCC

Select devices have been discontinued.


90 GAL16V8D-15LPN Lead-Free 20-Pin Plastic DIP
90 GAL16V8D-15LJN Lead-Free 20-Lead PLCC
25 15 12 55 GAL16V8D-25QPN Lead-Free 20-Pin Plastic DIP
55 GAL16V8D-25QJN Lead-Free 20-Lead PLCC
90 GAL16V8D-25LPN Lead-Free 20-Pin Plastic DIP
90 GAL16V8D-25LJN Lead-Free 20-Lead PLCC
1. Discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.
Industrial Grade Specifications
Tpd (ns) Tsu (ns) Tco (ns) Icc (mA) Ordering # Package
7.5 7 5 130 GAL16V8D-7LJNI Lead-Free 20-Lead PLCC
130 GAL16V8D-7LPNI Lead-Free 20-Pin Plastic DIP
10 10 7 130 GAL16V8D-10LJNI Lead-Free 20-Lead PLCC
130 GAL16V8D-10LPNI Lead-Free 20-Pin Plastic DIP
15 12 10 13 0 GAL16V8D-15LJNI Lead-Free 20-Lead PLCC
130 GAL16V8D-15LPNI Lead-Free 20-Pin Plastic DIP
20 13 11 65 GAL16V8D-20QJNI Lead-Free 20-Lead PLCC
65 GAL16V8D-20QPNI Lead-Free 20-Pin Plastic DIP
25 15 12 65 GAL16V8D-25QJNI Lead-Free 20-Lead PLCC
65 GAL16V8D-25QPNI Lead-Free 20-Pin Plastic DIP
130 GAL16V8D-25LJNI Lead-Free 20-Lead PLCC
130 GAL16V8D-25LPNI Lead-Free 20-Pin Plastic DIP

Part Number Description


XXXXXXXX _ XX X XX X

GAL16V8D Device Name

Speed (ns) Grade Blank = Commercial


I = Industrial

L = Low Power Power Package P = Plastic DIP


Q = Quarter Power PN = Lead-free Plastic DIP
J = PLCC
JN = Lead-free PLCC
S = SOIC

3
Specifications GAL16V8
Output Logic Macrocell (OLMC)

The following discussion pertains to configuring the output logic


macrocell. It should be noted that actual implementation is accom- PAL Architectures GAL16V8
plished by development software/hardware and is completely trans- Emulated by GAL16V8 Global OLMC Mode
parent to the user.
16R8 Registered
There are three global OLMC configuration modes possible: 16R6 Registered
simple, complex, and registered. Details of each of these modes 16R4 Registered
are illustrated in the following pages. Two global bits, SYN and 16RP8 Registered
16RP6 Registered

See Ordering Information section for product status.


AC0, control the mode configuration for all macrocells. The XOR 16RP4 Registered
bit of each macrocell controls the polarity of the output in any of the
three modes, while the AC1 bit of each of the macrocells controls 16L8 Complex
the input/output configuration. These two global and 16 individ- 16H8 Complex
ual architecture bits define all possible configurations in a GAL16V8 16P8 Complex

Select devices have been discontinued.


. The information given on these architecture bits is only to give 10L8 Simple
a better understanding of the device. Compiler software will trans- 12L6 Simple
parently set these architecture bits from the pin definitions, so the 14L4 Simple
user should not need to directly manipulate these architecture bits. 16L2 Simple
10H8 Simple
12H6 Simple
The following is a list of the PAL architectures that the GAL16V8 14H4 Simple
can emulate. It also shows the OLMC mode under which the 16H2 Simple
GAL16V8 emulates the PAL architecture. 10P8 Simple
12P6 Simple
14P4 Simple
16P2 Simple

Compiler Support for OLMC


Software compilers support the three different global OLMC modes as clock and output enable, respectively. These pins cannot be con-
as different device types. These device types are listed in the table figured as dedicated inputs in the registered mode.
below. Most compilers have the ability to automatically select the
device type, generally based on the register usage and output In complex mode pin 1 and pin 11 become dedicated inputs and
enable (OE) usage. Register usage on the device forces the soft- use the feedback paths of pin 19 and pin 12 respectively. Because
ware to choose the registered mode. All combinatorial outputs with of this feedback path usage, pin 19 and pin 12 do not have the
OE controlled by the product term will force the software to choose feedback option in this mode.
the complex mode. The software will choose the simple mode only
when all outputs are dedicated combinatorial without OE control. In simple mode all feedback paths of the output pins are routed
The different device types listed in the table can be used to override via the adjacent pins. In doing so, the two inner most pins ( pins
the automatic device selection by the software. For further details, 15 and 16) will not have the feedback option as these pins are
refer to the compiler software manuals. always configured as dedicated combinatorial output.

When using compiler software to configure the device, the user


must pay special attention to the following restrictions in each mode.
In registered mode pin 1 and pin 11 are permanently configured

Registered Complex Simple Auto Mode Select

ABEL P16V8R P16V8C P16V8AS P16V8


CUPL G16V8MS G16V8MA G16V8AS G16V8
LOG/iC GAL16V8_R GAL16V8_C7 GAL16V8_C8 GAL16V8
OrCAD-PLD "Registered"1 "Complex"1 "Simple"1 GAL16V8A
PLDesigner P16V8R2 P16V8C2 P16V8C2 P16V8A
TANGO-PLD G16V8R G16V8C G16V8AS3 G16V8
1) Used with Configuration keyword.
2) Prior to Version 2.0 support.
3) Supported on Version 1.20 or later.

4
Specifications GAL16V8
Registered Mode
In the Registered mode, macrocells are configured as dedicated Dedicated input or output functions can be implemented as sub-
registered outputs or as I/O functions. sets of the I/O function.

Architecture configurations available in this mode are similar to the Registered outputs have eight product terms per output. I/O's have
common 16R8 and 16RP4 devices with various permutations of seven product terms per output.
polarity, I/O and register placement.
The JEDEC fuse numbers, including the User Electronic Signature
All registered macrocells share common clock and output enable (UES) fuses and the Product Term Disable (PTD) fuses, are shown
control pins. Any macrocell can be configured as registered or I/ on the logic diagram on the following page.

See Ordering Information section for product status.


O. Up to eight registers or up to eight I/O's are possible in this mode.

Select devices have been discontinued.


CLK

Registered Configuration for Registered Mode

- SYN=0.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
D Q
- AC1=0 defines this output configuration.
Q - Pin 1 controls common CLK for the registered outputs.
XOR
- Pin 11 controls common OE for the registered outputs.
- Pin 1 & Pin 11 are permanently configured as CLK &
OE for registered output configuration.
OE

Combinatorial Configuration for Registered Mode

- SYN=0.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1 defines this output configuration.
XOR - Pin 1 & Pin 11 are permanently configured as CLK &
OE for registered output configuration.

Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.

5
Specifications GAL16V8
Registered Mode Logic Diagram
DIP & PLCC Package Pinouts

1 2128
0 4 8 12 16 20 24 28 PTD

0000

OLMC 19
0224
XOR-2048
2 AC1-2120

See Ordering Information section for product status.


0256

OLMC 18

Select devices have been discontinued.


0480
XOR-2049
3 AC1-2121

0512

OLMC 17
0736
XOR-2050
4 AC1-2122

0768

OLMC 16
0992
XOR-2051
5 AC1-2123

1024

OLMC 15
1248
XOR-2052
6 AC1-2124

1280

OLMC 14
1504
XOR-2053
7 AC1-2125

1536

OLMC 13
1760
XOR-2054
8 AC1-2126

1792

OLMC 12
2016
XOR-2055
9 AC1-2127
OE
2191 11

SYN-2192
AC0-2193

6
Specifications GAL16V8
Complex Mode
In the Complex mode, macrocells are configured as output only or bility. Designs requiring eight I/O's can be implemented in the
I/O functions. Registered mode.

Architecture configurations available in this mode are similar to the All macrocells have seven product terms per output. One product
common 16L8 and 16P8 devices with programmable polarity in term is used for programmable output enable control. Pins 1 and
each macrocell. 11 are always available as data inputs into the AND array.

Up to six I/O's are possible in this mode. Dedicated inputs or The JEDEC fuse numbers including the UES fuses and PTD fuses
outputs can be implemented as subsets of the I/O function. The are shown on the logic diagram on the following page.

See Ordering Information section for product status.


two outer most macrocells (pins 12 & 19) do not have input capa-

Select devices have been discontinued.


Combinatorial I/O Configuration for Complex Mode

- SYN=1.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
XOR - AC1=1.
- Pin 13 through Pin 18 are configured to this function.

Combinatorial Output Configuration for Complex Mode

- SYN=1.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
XOR - AC1=1.
- Pin 12 and Pin 19 are configured to this function.

Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.

7
Specifications GAL16V8
Complex Mode Logic Diagram
DIP & PLCC Package Pinouts

1
2128
0 4 8 12 16 20 24 28 PTD

0000

OLMC 19
0224 XOR-2048
AC1-2120

See Ordering Information section for product status.


2

0256

OLMC 18

Select devices have been discontinued.


0480 XOR-2049
3 AC1-2121

0512

OLMC 17
0736 XOR-2050
4 AC1-2122

0768

OLMC
16
0992 XOR-2051
5 AC1-2123

1024

OLMC 15
1248 XOR-2052
6 AC1-2124

1280

OLMC 14
1504 XOR-2053
7 AC1-2125

1536

OLMC 13
1760 XOR-2054
8 AC1-2126

1792

OLMC 12
2016 XOR-2055
9 AC1-2127
11

2191

SYN-2192
AC0-2193

8
Specifications GAL16V8
Simple Mode
In the Simple mode, macrocells are configured as dedicated inputs Pins 1 and 11 are always available as data inputs into the AND
or as dedicated, always active, combinatorial outputs. array. The center two macrocells (pins 15 & 16) cannot be used
as input or I/O pins, and are only available as dedicated outputs.
Architecture configurations available in this mode are similar to the
common 10L8 and 12P6 devices with many permutations of ge- The JEDEC fuse numbers including the UES fuses and PTD fuses
neric output polarity or input choices. are shown on the logic diagram.

All outputs in the simple mode have a maximum of eight product


terms that can control the logic. In addition, each output has pro-

See Ordering Information section for product status.


grammable polarity.

Combinatorial Output with Feedback Configuration

Select devices have been discontinued.


Vcc for Simple Mode

- SYN=1.
- AC0=0.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
XOR - AC1=0 defines this configuration.
- All OLMC except pins 15 & 16 can be configured to
this function.

Combinatorial Output Configuration for Simple Mode


Vcc
- SYN=1.
- AC0=0.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=0 defines this configuration.
XOR - Pins 15 & 16 are permanently configured to this
function.

Dedicated Input Configuration for Simple Mode

- SYN=1.
- AC0=0.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1 defines this configuration.
- All OLMC except pins 15 & 16 can be configured to
this function.

Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.

9
Specifications GAL16V8
Simple Mode Logic Diagram
DIP & PLCC Package Pinouts

1
2128
0 4 8 12 16 20 24 28 PTD

0000
OLMC
XOR-2048 19
0224 AC1-2120
2

See Ordering Information section for product status.


0256
OLMC
XOR-2049 18
0480 AC1-2121

Select devices have been discontinued.


3

0512
OLMC
XOR-2050 17
0736 AC1-2122
4

0768
OLMC
XOR-2051 16
0992 AC1-2123
5

1024
OLMC
XOR-2052 15
1248 AC1-2124
6

1280
OLMC
XOR-2053 14
1504 AC1-2125
7

1536
OLMC
XOR-2054 13
1760 AC1-2126
8

1792
OLMC
XOR-2055 12
2016 AC1-2127
9 11

2191

SYN-2192
AC0-2193

10
Specifications GAL16V8D
Absolute Maximum Ratings(1) Recommended Operating Conditions
Supply voltage VCC ...................................... –0.5 to +7V Commercial Devices:
Input voltage applied .......................... –2.5 to VCC +1.0V Ambient Temperature (TA) ............................... 0 to 75°C
Off-state output voltage applied ......... –2.5 to VCC +1.0V Supply voltage (VCC)
Storage Temperature ................................ –65 to 150°C with Respect to Ground ..................... +4.75 to +5.25V
Ambient Temperature with
Power Applied ........................................ –55 to 125°C Industrial Devices:
1.Stresses above those listed under the “Absolute Maximum Ambient Temperature (TA) ........................... –40 to 85°C
Ratings” may cause permanent damage to the device. These

See Ordering Information section for product status.


Supply voltage (VCC)
are stress only ratings and functional operation of the device at
these or at any other conditions above those indicated in the with Respect to Ground ..................... +4.50 to +5.50V
operational sections of this specification is not implied (while
programming, follow the programming specifications).

Select devices have been discontinued.


DC Electrical Characteristics
Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL PARAMETER CONDITION MIN. TYP.3 MAX. UNITS

VIL Input Low Voltage Vss – 0.5 — 0.8 V

VIH Input High Voltage 2.0 — Vcc+1 V

IIL1 Input or I/O Low Leakage Current 0V ≤ VIN ≤ VIL (MAX.) — — –100 μA

IIH Input or I/O High Leakage Current 3.5V ≤ VIN ≤ VCC — — 10 μA

VOL Output Low Voltage IOL = MAX. Vin = VIL or VIH — — 0.5 V

VOH Output High Voltage IOH = MAX. Vin = VIL or VIH 2.4 — — V

IOL Low Level Output Current L-3/-5 & -7 (Ind. PLCC) — — 16 mA

L-7 (Except Ind. PLCC)/-10/-15/-25 — — 24 mA


Q-10/-15/-20/-25

IOH High Level Output Current — — –3.2 mA

IOS2 Output Short Circuit Current VCC = 5V VOUT = 0.5V TA= 25°C –30 — –150 mA

COMMERCIAL
ICC Operating Power VIL = 0.5V VIH = 3.0V L -3/-5/-7/-10 — 75 115 mA
Supply Current ftoggle = 15MHz Outputs Open L-15/-25 — 75 90 mA

Q-10/-15/-25 — 45 55 mA

INDUSTRIAL
ICC Operating Power VIL = 0.5V VIH = 3.0V L -7/-10/-15/-25 — 75 130 mA
Supply Current ftoggle = 15MHz Outputs Open Q -20/-25 — 45 65 mA

1) The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.
2) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester
ground degradation. Characterized but not 100% tested.
3) Typical values are at Vcc = 5V and TA = 25 °C

11
Specifications GAL16V8D
AC Switching Characteristics
Over Recommended Operating Conditions

COM COM COM / IND

TEST -3 -5 -7
PARAMETER DESCRIPTION UNITS
COND1. MIN. MAX. MIN. MAX. MIN. MAX.
tpd A Input or I/O to Comb. Output 1 3.5 1 5 1 7.5 ns

tco A Clock to Output Delay 1 3 1 4 1 5 ns

See Ordering Information section for product status.


tcf2 — Clock to Feedback Delay — 2.5 — 3 — 3 ns

tsu — Setup Time, Input or Feedback before Clock↑ 2.5 — 3 — 5 — ns

Select devices have been discontinued.


th — Hold Time, Input or Feedback after Clock↑ 0 — 0 — 0 — ns
A Maximum Clock Frequency with 182 — 142.8 — 100 — MHz
External Feedback, 1/(tsu + tco)

A Maximum Clock Frequency with 200 — 166 — 125 — MHz


fmax3 Internal Feedback, 1/(tsu + tcf)

A Maximum Clock Frequency with 250 — 166 — 125 — MHz


No Feedback

twh — Clock Pulse Duration, High 24 — 34 — 4 — ns

twl — Clock Pulse Duration, Low 2 4


— 3 4
— 4 — ns

ten B Input or I/O to Output Enabled — 4.5 1 6 1 9 ns


B OE to Output Enabled — 4.5 1 6 1 6 ns

tdis C Input or I/O to Output Disabled — 4.5 1 5 1 9 ns


C OE to Output Disabled — 4.5 1 5 1 6 ns
1) Refer to Switching Test Conditions section.
2) Calculated from fmax with internal feedback. Refer to fmax Descriptions section.
3) Refer to fmax Descriptions section. Characterized but not 100% tested.
4) Characterized but not 100% tested.

Capacitance (TA = 25°C, f = 1.0 MHz)

SYMBOL PARAMETER MAXIMUM* UNITS TEST CONDITIONS

CI Input Capacitance 8 pF VCC = 5.0V, VI = 2.0V

CI/O I/O Capacitance 8 pF VCC = 5.0V, VI/O = 2.0V

*Characterized but not 100% tested.

12
Specifications
SpecificationsGAL16V8D
GAL16V8
AC Switching Characteristics
Over Recommended Operating Conditions

COM / IND COM / IND IND COM / IND

TEST -10 -15 -20 -25


PARAM. DESCRIPTION UNITS
COND1. MIN. MAX. MIN. MAX. MIN. MAX. MIN. MAX.
tpd A Input or I/O to Comb. Output 3 10 3 15 3 20 3 25 ns

tco

See Ordering Information section for product status.


A Clock to Output Delay 2 7 2 10 2 11 2 12 ns

tcf2 — Clock to Feedback Delay — 6 — 8 — 9 — 10 ns

tsu — Setup Time, Input or Fdbk before Clk↑ 7.5 — 12 — 13 — 15 — ns

Select devices have been discontinued.


th — Hold Time, Input or Fdbk after Clk↑ 0 — 0 — 0 — 0 — ns
A Maximum Clock Frequency with 66.7 — 45.5 — 41.6 — 37 — MHz
External Feedback, 1/(tsu + tco)

fmax3 A Maximum Clock Frequency with 71.4 — 50 — 45.4 — 40 — MHz


Internal Feedback, 1/(tsu + tcf)

A Maximum Clock Frequency with 83.3 — 62.5 — 50 — 41.6 — MHz


No Feedback

twh — Clock Pulse Duration, High 6 — 8 — 10 — 12 — ns

twl — Clock Pulse Duration, Low 6 — 8 — 10 — 12 — ns

ten B Input or I/O to Output Enabled 1 10 — 15 — 18 — 20 ns

t B OE to Output Enabled 1 10 — 15 — 18 — 20 ns

tdis C Input or I/O to Output Disabled 1 10 — 15 — 18 — 20 ns

t C OE to Output Disabled 1 10 — 15 — 18 — 20 ns

1) Refer to Switching Test Conditions section.


2) Calculated from fmax with internal feedback. Refer to fmax Descriptions section.
3) Refer to fmax Descriptions section. Characterized but not 100% tested.

Capacitance (TA = 25°C, f = 1.0 MHz)

SYMBOL PARAMETER MAXIMUM* UNITS TEST CONDITIONS

CI Input Capacitance 8 pF VCC = 5.0V, VI = 2.0V

CI/O I/O Capacitance 8 pF VCC = 5.0V, VI/O = 2.0V

*Characterized but not 100% tested.

13
Specifications GAL16V8
Switching Waveforms

INPUT or
I/O FEEDBACK VALID INPUT

tsu th

CLK
INPUT or
I/O FEEDBACK VALID INPUT tco

See Ordering Information section for product status.


REGISTERED
tpd OUTPUT
COMBINATIONAL 1/fmax
OUTPUT (external fdbk)

Select devices have been discontinued.


Combinatorial Output Registered Output

INPUT or
I/O FEEDBACK OE

tdis ten tdis ten


COMBINATIONAL
REGISTERED
OUTPUT
OUTPUT

Input or I/O to Output Enable/Disable OE to Output Enable/Disable

twh twl CLK


1/ fmax (internal fdbk)
CLK
tcf tsu
1/ fmax
REGISTERED
(w/o fb)
FEEDBACK
Clock Width

fmax with Feedback

14
Specifications GAL16V8
fmax Descriptions
CLK

LOGIC CLK
REGISTER
ARRAY

LOGIC
ARRAY

See Ordering Information section for product status.


tsu tco REGISTER

fmax with External Feedback 1/(tsu+tco)

Note: fmax with external feedback is calculated from measured

Select devices have been discontinued.


tsu and tco. t cf
CLK t pd

fmax with Internal Feedback 1/(tsu+tcf)


LOGIC
REGISTER
ARRAY
Note: tcf is a calculated value, derived by subtracting tsu from
the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The
tsu + th value of tcf is used primarily when calculating the delay from
clocking a register to a combinatorial output (through registered
fmax with No Feedback feedback), as shown above. For example, the timing from clock
to a combinatorial output is equal to tcf + tpd.
Note: fmax with no feedback may be less than 1/(twh + twl). This
is to allow for a clock duty cycle of other than 50%.

Switching Test Conditions


Input Pulse Levels GND to 3.0V
GAL16V8D-10
2 – 3ns 10% – 90%
(and slower) +5V
Input Rise
and Fall Times
GAL16V8D-3/-5/-7 1.5ns 10% – 90%
R1

Input Timing Reference Levels 1.5V


Output Timing Reference Levels 1.5V
Output Load See figure at right FROM OUTPUT (O/Q)
TEST POINT
UNDER TEST
3-state levels are measured 0.5V from Table 2-0003/16V8

steady-state active level.


C L*
R2

GAL16V8D (except -3) Output Load Conditions (see figure


above)

Test Condition R1 R2 CL
*C L INCLUDES TEST FIXTURE AND PROBE CAPACITANCE
A 200Ω 390Ω 50pF
B Active High ∞ 390Ω 50pF
Active Low 200Ω 390Ω 50pF
C Active High ∞ 390Ω 5pF
Active Low 200Ω 390Ω 5pF

15
Specifications GAL16V8
Switching Test Conditions (Continued)
GAL16V8D-3 Output Load Conditions (see figure at right) +1.45V

Test Condition R1 CL
A 50Ω 35pF TEST POINT
R1
B High Z to Active High at 1.9V 50Ω 35pF
High Z to Active Low at 1.0V 50Ω 35pF FROM OUTPUT (O/Q)
C Active High to High Z at 1.9V 50Ω 35pF UNDER TEST Z0 = 50Ω, CL = 35pF*
Active Low to High Z at 1.0V 50Ω 35pF

See Ordering Information section for product status.


*CL includes test fixture and probe capacitance.

Electronic Signature Output Register Preload

Select devices have been discontinued.


An electronic signature is provided in every GAL16V8 device. It When testing state machine designs, all possible states and state
contains 64 bits of reprogrammable memory that can contain user transitions must be verified in the design, not just those required
defined data. Some uses include user ID codes, revision numbers, in the normal machine operations. This is because, in system
or inventory control. The signature data is always available to the operation, certain events occur that may throw the logic into an
user independent of the state of the security cell. illegal state (power-up, line voltage glitches, brown-outs, etc.). To
test a design for proper treatment of these conditions, a way must
NOTE: The electronic signature is included in checksum calcula- be provided to break the feedback paths, and force any desired (i.e.,
tions. Changing the electronic signature will alter the checksum. illegal) state into the registers. Then the machine can be sequenced
and the outputs tested for correct next state conditions.
Security Cell
GAL16V8 devices include circuitry that allows each registered
A security cell is provided in the GAL16V8 devices to prevent un- output to be synchronously set either high or low. Thus, any present
authorized copying of the array patterns. Once programmed, this state condition can be forced for test sequencing. If necessary,
cell prevents further read access to the functional bits in the device. approved GAL programmers capable of executing text vectors
This cell can only be erased by re-programming the device, so the perform output register preload automatically.
original configuration can never be examined once this cell is pro-
grammed. The Electronic Signature is always available to the user, Input Buffers
regardless of the state of this control cell.
GAL16V8 devices are designed with TTL level compatible input
Latch-Up Protection buffers. These buffers have a characteristically high impedance,
and present a much lighter load to the driving logic than bipolar TTL
GAL16V8 devices are designed with an on-board charge pump devices.
to negatively bias the substrate. The negative bias minimizes the
potential of latch-up caused by negative input undershoots. Ad- The GAL16V8 input and I/O pins have built-in active pull-ups. As
ditionally, outputs are designed with n-channel pull-ups instead of a result, unused inputs and I/O's will float to a TTL "high" (logical
the traditional p-channel pull-ups in order to eliminate latch-up due "1"). Lattice Semiconductor recommends that all unused inputs
to output overshoots. and tri-stated I/O pins be connected to another active input, VCC,
or Ground. Doing this will tend to improve noise immunity and re-
Device Programming duce ICC for the device.

GAL devices are programmed using a Lattice Semiconductor-


approved Logic Programmer, available from a number of manu- Typical Input Pull-up Characteristic
facturers. Complete programming of the device takes only a few
seconds. Erasing of the device is transparent to the user, and is
I n p u t C u r r e n t (u A )

done automatically as part of the programming cycle. 0

-20

-40

-60
0 1.0 2.0 3.0 4.0 5.0

In p u t V o lt ag e ( V o lt s)

16
Specifications GAL16V8
Power-Up Reset

Vcc (min.)
Vcc

t su

CLK t wl

t pr

See Ordering Information section for product status.


INTERNAL REGISTER Internal Register
Q - OUTPUT Reset to Logic "0"

Select devices have been discontinued.


FEEDBACK/EXTERNAL Device Pin
OUTPUT REGISTER Reset to Logic "1"

Circuitry within the GAL16V8 provides a reset signal to all reg- conditions must be met to provide a valid power-up reset of the
isters during power-up. All internal registers will have their Q device. First, the VCC rise must be monotonic. Second, the clock
outputs set low after a specified time (tpr, 1μs MAX). As a result, input must be at static TTL level as shown in the diagram during
the state on the registered output pins (if they are enabled) will power up. The registers will reset within a maximum of tpr time.
always be high on power-up, regardless of the programmed As in normal system operation, avoid clocking the device until all
polarity of the output pins. This feature can greatly simplify state input and feedback path setup times have been met. The clock
machine design by providing a known state on power-up. Be- must also meet the minimum pulse width requirements.
cause of the asynchronous nature of system power-up, some

Input/Output
INPUT/OUTPUT Equivalent Schematics
EQUIVALENT SCHEMATICS

PIN PIN

Feedback

Vcc
Active Pull-up Active Pull-up
Circuit Circuit

Vcc
Vcc Vcc Tri-State Vref
Vref
ESD Control
Protection
Circuit

PIN Data
PIN
Output

ESD
Protection
Circuit
Feedback
Typ. Vref = 3.2V Typ. Vref = 3.2V (To Input Buffer)
Typical Input Typical Output

17
Specifications GAL16V8
GAL16V8D-3/-5/-7 (IND PLCC): Typical AC and DC Characteristic Diagrams

Normalized Tpd vs Vcc Normalized Tco vs Vcc Normalized Tsu vs Vcc


1.2 1.2 1.2

PT H->L RISE PT H->L


Normalized Tpd

Normalized Tsu
Normalized Tco
1.1 PT L->H 1.1 FALL 1.1 PT L->H

1 1 1

See Ordering Information section for product status.


0.9 0.9 0.9

0.8 0.8 0.8


4.50 4.75 5.00 5.25 5.50 4.50 4.75 5.00 5.25 5.50 4.50 4.75 5.00 5.25 5.50

Supply Voltage (V) Supply Voltage (V) Supply Voltage (V)

Select devices have been discontinued.


Normalized Tpd vs Temp Normalized Tco vs Temp Normalized Tsu vs Temp
1.3 1.3 1.3

1.2 1.2 1.2


PT H->L RISE PTH->L
Normalized Tpd

Normalized Tco

Normalized Tsu
PT L->H FALL PT L->H
1.1 1.1 1.1

1 1 1

0.9 0.9 0.9

0.8 0.8 0.8

0.7 0.7 0.7


-55 -25 0 25 50 75 100 125 -55 -25 0 25 50 75 100 125 -55 -25 0 25 50 75 1 00 1 25

Temperature (deg. C) Temperature (deg. C) Temperature (deg. C)

Delta Tpd vs # of Outputs Delta Tco vs # of Outputs


Switching Switching
0 0
Delta Tpd (ns)

-0.1 -0.1
Delta Tco (ns)

-0.2 -0.2
RISE
FALL
RISE
-0.3 -0.3
FALL

-0.4 -0.4
1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8
Number of Outputs Switching Number of Outputs Switching

Delta Tpd vs Output Loading Delta Tco vs Output Loading


14 14

12 12
RISE RISE
10
Delta Tco (ns)

10
Delta Tpd (ns)

FALL FALL
8 8

6 6

4 4

2 2

0 0

-2 -2
0 50 100 150 200 250 3 00 0 50 100 150 200 250 3 00

Output Loading (pF) Output Loading (pF)

18
Specifications GAL16V8
GAL16V8D-3/-5/-7 (IND PLCC): Typical AC and DC Characteristic Diagrams

Vol vs Iol Voh vs Ioh Voh vs Ioh


1 5 3.25

4
0.75
3

Voh (V)
Voh (V)
3
Vol (V)

0.5
2

See Ordering Information section for product status.


2.75
0.25
1

0 0 2.5
0 10 20 30 40 0 10 20 30 40 50 0 1 2 3 4

Select devices have been discontinued.


Iol (mA) Ioh (mA) Ioh (mA)

Normalized Icc vs Vcc Normalized Icc vs Temp Normalized Icc vs Freq.


1.2 1.3 1.2

1.15
1.2
1.1
Normalized Icc

Normalized Icc
Normalized Icc

1.1
1.1
1 1.05

1
1
0.9
0.9
0.95

0.8 0.8 0.9


4.50 4.75 5.00 5.25 5.50 -55 -25 0 25 50 75 100 125 0 25 50 75 1 00

Supply Voltage (V) Temperature (deg. C) Frequency (MHz)

Delta Icc vs Vin (1 input) Input Clamp (Vik)


10 0

10
8 20
Delta Icc (mA)

30
Iik (mA)

6
40

50
4
60

2 70

80

0 90
0 0.5 1 1.5 2 2.5 3 3.5 4 -2 -1.5 -1 -0.5 0

Vin (V) Vik (V)

19
Specifications GAL16V8
GAL16V8D-7 (Except IND PLCC)/-10L: Typical AC and DC Characteristic Diagrams

Normalized Tpd vs Vcc Normalized Tco vs Vcc Normalized Tsu vs Vcc


1.15 1.15 1.2

1.1 1.1 RISE RISE


Normalized Tpd

RISE

Normalized Tco

Normalized Tsu
FALL 1.1
FALL
FALL
1.05 1.05
1
1 1

See Ordering Information section for product status.


0.9
0.95 0.95

0.9 0.9 0.8


4.5 4.75 5 5.25 5.5 4.5 4.75 5 5.25 5.5 4.5 4.75 5 5.25 5.5

Supply Voltage (V) Supply Voltage (V) Supply Voltage (V)

Select devices have been discontinued.


Normalized Tpd vs Temp Normalized Tco vs Temp Normalized Tsu vs Temp
1.3 1.3 1.3

1.2 RISE 1.2 RISE RISE


1.2
Normalized Tpd

Normalized Tco

Normalized Tsu
FALL FALL FALL
1.1 1.1 1.1

1 1 1

0.9 0.9 0.9

0.8 0.8 0.8


-55 -25 0 25 50 75 100 125 -55 -25 0 25 50 75 100 125 -55 -25 0 25 50 75 1 00 1 25
Temperature (deg. C) Temperature (deg. C) Temperature (deg. C)

Delta Tpd vs # of Outputs Switching Delta Tco vs # of Outputs Switching


0 0
-0.1 -0.1
-0.2 -0.2
Delta Tpd (ns)

Delta Tco (ns)

-0.3 -0.3
-0.4 -0.4
-0.5 -0.5
-0.6 -0.6
RISE RISE
-0.7 -0.7
FALL FALL
-0.8 -0.8
-0.9 -0.9
-1 -1
1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8
Number of Outputs Switching Number of Outputs Switching

Delta Tpd vs Output Loading Delta Tco vs Output Loading


12 12

RISE RISE
8 FALL 8
Delta Tpd (ns)

Delta Tco (ns)

FALL

4 4

0 0

-4 -4
0 50 100 150 200 250 3 00 0 50 100 150 200 250 3 00

Output Loading (pF) Output Loading (pF)

20
Specifications GAL16V8
GAL16V8D-7 (Except IND PLCC)/-10L: Typical AC and DC Characteristic Diagrams

Vol vs Iol Voh vs Ioh Voh vs Ioh


0.5 4 4

0.4
3
3.5

Voh (V)

Voh (V)
0.3
Vol (V)

2
0.2
3

See Ordering Information section for product status.


1
0.1

0 0 2.5
1 6 11 16 21 26 0 5 10 15 20 25 0.00 1.00 2.00 3.00 4.00 5.00

Iol (mA) Ioh (mA) Ioh (mA)

Select devices have been discontinued.


Normalized Icc vs Vcc Normalized Icc vs Temp Normalized Icc vs Freq
1.1 1.2 1.15

1.1 1.1
Normalized Icc

Normalized Icc

Normalized Icc
1

1 1.05

0.9
0.9 1

0.8 0.8 0.95


3 3.15 3.3 3.45 3.6 -55 -25 0 25 50 88 1 00 1 25 1 15 25 50 75 1 00

Supply Voltage (V) Temperature (deg. C) Frequency (MHz)

Delta Icc vs Vin (1 input) Input Clamp (Vik)


9 0

8 10

7 20
Delta Icc (mA)

6 30
Iik (mA)

5 40

4 50

3 60
2 70

1 80
0 90
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 -3 -2.5 -2 -1.5 -1 -0.5 0

Vin (V) Vik (V)

21
Specifications GAL16V8
GAL16V8D-10Q (and Slower): Typical AC and DC Characteristic Diagrams

Normalized Tpd vs Vcc Normalized Tco vs Vcc Normalized Tsu vs Vcc


1.2 1.2 1.2

RISE
FALL
Normalized Tpd

Normalized Tsu
PT H->L

Normalized Tco
1.1 1.1 1.1 PT H->L
PT L->H PT L->H

1 1 1

0.9 0.9

See Ordering Information section for product status.


0.9

0.8 0.8 0.8


4.50 4.75 5.00 5.25 5.50 4.50 4.75 5.00 5.25 5.50 4.50 4.75 5.00 5.25 5.50

Supply Voltage (V) Supply Voltage (V) Supply Voltage (V)

Select devices have been discontinued.


Normalized Tpd vs Temp Normalized Tco vs Temp Normalized Tsu vs Temp
1.3 1.3 1.3

1.2 PT H->L 1.2 RISE 1.2


PT H->L
Normalized Tco
Normalized Tpd

Normalized Tsu
PT L->H FALL PT L->H
1.1 1.1 1.1

1 1 1

0.9 0.9 0.9

0.8 0.8 0.8

0.7 0.7 0.7


-55 -25 0 25 50 75 100 125 -55 -25 0 25 50 75 100 125 -55 -25 0 25 50 75 100 125

Temperature (deg. C) Temperature (deg. C) Temperature (deg. C)

Delta Tpd vs # of Outputs Delta Tco vs # of Outputs


Switching Switching
0 0

-0.2 -0.2
Delta Tpd (ns)

Delta Tco (ns)

-0.4 -0.4

-0.6 -0.6

-0.8 -0.8
RISE RISE
-1 FALL -1 FALL

-1.2 -1.2
1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8

Number of Outputs Switching Number of Outputs Switching

Delta Tpd vs Output Loading Delta Tco vs Output Loading


12 12
10 10
RISE RISE
8
Delta Tco (ns)

8
Delta Tpd (ns)

FALL FALL
6
6
4
4
2
2
0
0
-2
-4 -2

-6 -4
0 50 100 150 200 250 300 0 50 100 150 200 250 300

Output Loading (pF) Output Loading (pF)

22
Specifications GAL16V8
GAL16V8D-10Q (and Slower): Typical AC and DC Characteristic Diagrams

Vol vs Iol Voh vs Ioh Voh vs Ioh


0.6 5 4

4 3.8

0.4

Voh (V)

Voh (V)
3 3.6
Vol (V)

2 3.4
0.2

See Ordering Information section for product status.


1 3.2

0 0 3
0 10 20 30 40 0 10 20 30 40 50 0 1 2 3 4

Iol (mA) Ioh (mA) Ioh (mA)

Select devices have been discontinued.


Normalized Icc vs Vcc Normalized Icc vs Temp Normalized Icc vs Freq.
1.2 1.3 1.4

1.2 1.3
1.1
Normalized Icc

Normalized Icc

Normalized Icc
1.1 1.2

1 1 1.1

0.9 1
0.9
0.8 0.9

0.8 0.7 0.8


4.50 4.75 5.00 5.25 5.50 -55 -25 0 25 50 75 100 125 0 25 50 75 100

Supply Voltage (V) Temperature (deg. C) Frequency (MHz)

Delta Icc vs Vin (1 input) Input Clamp (Vik)


8 0

10
6
Delta Icc (mA)

20
Iik (mA)

4 30

40
2
50

0 60
0 0.5 1 1.5 2 2.5 3 3.5 4 -2 -1.5 -1 -0.5 0
Vin (V) Vik (V)

23
Specifications GAL16V8
Revision History

Date Version Change Summary


- 16v8_10 Previous Lattice release.
August 2006 16v8_11 Updated for lead-free package options.

See Ordering Information section for product status.


Select devices have been discontinued.

24