8

PALCE16V8

Flash Erasable,
Reprogrammable CMOS PAL® Device
Features • Up to 16 input terms and 8 outputs
• 7.5 ns com’l version
• Active pull-up on data input pins 5 ns tCO
• Low power version (16V8L) 5 ns tS
7.5 ns tPD
— 55 mA max. commercial (10, 15, 25 ns) 125-MHz state machine
— 65 mA max. industrial (10, 15, 25 ns) • 10 ns military/industrial versions
— 65 mA military (15 and 25 ns) 7 ns tCO
10 ns tS
• Standard version has low power 10 ns tPD
— 90 mA max. commercial (10, 15, 25 ns) 62-MHz state machine
• High reliability
— 115 mA max. commercial (7 ns)
— Proven Flash technology
— 130 mA max. military/industrial (10, 15, 25 ns)
— 100% programming and functional testing
• CMOS Flash technology for electrical erasability and
reprogrammability
Functional Description
• PCI compliant
• User-programmable macrocell The Cypress PALCE16V8 is a CMOS Flash Electrical Eras-
— Output polarity control able second-generation programmable array logic device. It is
implemented with the familiar sum-of-product (AND-OR) logic
— Individually selectable for registered or combinato- structure and the programmable macrocell.
rial operation

Logic Block Diagram (PDIP/CDIP)

GND I8 I7 I6 I5 I4 I3 I2 I1 CLK/I0

10 9 8 7 6 5 4 3 2 1

PROGRAMMABLE
AND ARRAY
(64 x 32)
8 8 8 8 8 8 8 8

Macrocell Macrocell Macrocell Macrocell Macrocell Macrocell Macrocell Macrocell

11 12 13 14 15 16 17 18 19 20
OE/I9 I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 VCC 16V8–1

Pin Configurations PLCC/LCC

DIP Top View
CLK/I 0

Top View
VCC
I/O7

CLK/I0 1 20 VCC
I2
I1

I1 2 19 I/O7
I2 3 18 I/O6 3 2 1 20 19
I3 4 17 I/O5 I3 4 18 I/O6
I4 5 16 I/O4 I4 5 17 I/O5
6 I5 6 16 I/O4
I5 15 I/O3 I6 7 15 I/O3
I6 7 14 I/O2 I7 8 14 I/O2
I7 8 13 I/O1 9 10111213
I8 9 12 I/O0
16V8–2
10 11
GND

GND 16V8–3
I8

OE/I9
I/O0
I/O1

OE/I9

Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
September 3, 1998
 PALCE16V8

Selection Guide
tPD ns tS ns tCO ns ICC mA
Generic Part Number Com’l/Ind Mil Com’l/Ind Mil Com’l/Ind Mil Com’l Mil/Ind
PALCE16V8-5 5 3 4 115
PALCE16V8-7 7.5 7 5 115
PALCE16V8-10 10 10 10 10 7 10 90 130
PALCE16V8-15 15 15 12 12 10 10 90 130
PALCE16V8-25 25 25 15 20 12 12 90 130
PALCE16V8L-15 15 15 12 12 10 12 55 65
PALCE16V8L-25 25 25 15 20 12 20 55 65
Shaded area contains preliminary information.

Functional Description (continued) Power-Up Reset

The PALCE16V8 is executed in a 20-pin 300-mil molded DIP,
a 300-mil cerdip, a 20-lead square ceramic leadless chip car-
rier, and a 20-lead square plastic leaded chip carrier.
The device provides up to 16 inputs and 8 outputs. The
PALCE16V8 can be electrically erased and reprogrammed.
The programmable macrocell enables the device to function
as a superset to the familiar 20-pin PLDs such as 16L8, 16R8,
16R6, and 16R4.
The PALCE16V8 features 8 product terms per output and 32
input terms into the AND array. The first product term in a mac-
rocell can be used either as an internal output enable control
or as a data product term.
There are a total of 18 architecture bits in the PALCE16V8
macrocell; two are global bits that apply to all macrocells and
16 that apply locally, two bits per macrocell. The architecture
bits determine whether the macrocell functions as a register or
combinatorial with inverting or noninverting output. The output
enable control can come from an external pin or internally from
a product term. The output can also be permanently enabled,
functioning as a dedicated output or permanently disabled,
functioning as a dedicated input. Feedback paths are select-
able from either the input/output pin associated with the mac-
rocell, the input/output pin associated with an adjacent pin, or
from the macrocell register itself.
All registers in the PALCE16V8 power-up to a logic LOW for
predictable system initialization. For each register, the associ-
ated output pin will be HIGH due to active-LOW outputs.
Electronic Signature
An electronic signature word is provided in the PALCE16V8
that consists of 64 bits of programmable memory that can con-
tain user-defined data.
Security Bit
A security bit is provided that defeats the readback of the in-
ternal programmed pattern when the bit is programmed.
Low Power
The Cypress PALCE16V8 provides low-power operation
through the use of CMOS technology, and increased testability
with Flash reprogrammability.
Product Term Disable
Product Term Disable (PTD) fuses are included for each prod-
uct term. The PTD fuses allow each product term to be indi-
vidually disabled.

Configuration Table
CG0 CG1 CL0x Cell Configuration Devices Emulated
0 1 0 Registered Output Registered Med PALs
0 1 1 Combinatorial I/O Registered Med PALs
1 0 0 Combinatorial Output Small PALs
1 0 1 Input Small PALs
1 1 1 Combinatorial I/O 16L8 only

2
 PALCE16V8

Macrocell

To
Adjacent
1 1 Macrocell
1 1 OE 1 0
VCC 0 0
0 X 0 1
1 0

CL0x
CG1

1 1
0 X
I/Ox

D Q 1 0
VCC
CLK Q

CL1x 1 0
1 1
0 X From
Adjacent
CG1 for pin 13 to 18 Pin
CL0x
CG0 for pin 12 and 19
16V8–4

3
 PALCE16V8

Maximum Ratings Output Current into Outputs (LOW)............................. 24 mA

DC Programming Voltage ............................................. 12.5V
(Above which the useful life may be impaired. For user guide-
lines, not tested.) Latch-Up Current..................................................... >200 mA
Storage Temperature ................................. –65°C to +150°C
Operating Range
Ambient Temperature with
Power Applied ............................................. –55°C to +125°C Ambient
Range Temperature VCC
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) ........................................... –0.5V to +7.0V Commercial 0°C to +75°C 5V ±5%
DC Voltage Applied to Outputs Military[1] –55°C to +125°C 5V ±10%
in High Z State ............................................... –0.5V to +7.0V
Industrial –40°C to +85°C 5V ±10%
DC Input Voltage............................................ –0.5V to +7.0V

Electrical Characteristics Over the Operating Range[2]

Parameter Description Test Conditions Min. Max. Unit
VOH Output HIGH Voltage VCC = Min., IOH = –3.2 mA Com’l 2.4 V
VIN = VIH or VIL
IOH = –2 mA Mil/Ind
VOL Output LOW Voltage VCC = Min., IOL = 24 mA Com’l 0.5 V
VIN = VIH or VIL
IOL = 12 mA Mil/Ind
VIH Input HIGH Level Guaranteed Input Logical HIGH Voltage for All Inputs[3] 2.0 V
VIL[4] Input LOW Level Guaranteed Input Logical LOW Voltage for All Inputs[3] –0.5 0.8 V
IIH Input or I/O HIGH Leakage 3.5V < VIN < VCC 10 µA
Current
IIL[5] Input or I/O LOW Leakage 0V < VIN < VIN (Max.) –100 µA
Current
ISC Output Short Circuit Current VCC = Max., VOUT = 0.5V[6, 7] –30 –150 mA
ICC Operating Power Supply VCC = Max., 5, 7 ns Com’l 115 mA
Current VIL = 0V, VIH = 3V,
10, 15, 25 ns 90 mA
Output Open,
f = 15 MHz 15L, 25L ns 55 mA
(counter) 10, 15, 25 ns Mil/Ind 130 mA
15L, 25L ns Mil. 65 mA
15L, 25L ns Ind. 65 mA

Capacitance[7]
Parameter Description Test Conditions Typ. Unit
CIN Input Capacitance VIN = 2.0V @ f = 1 MHz 5 pF
COUT Output Capacitance VOUT = 2.0V @ f = 1 MHz 5 pF

Endurance Characteristics[7]
Parameter Description Test Conditions Min. Max. Unit
N Minimum Reprogramming Cycles Normal Programming Conditions 100 Cycles
Notes:
1. TA is the “instant on” case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
4. VIL (Min.) is equal to –3.0V for pulse durations less than 20 ns.
5. The leakage current is due to the internal pull-up resistor on all pins.
6. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. VOUT = 0.5V has been chosen to avoid test problems
caused by tester ground degradation.
7. Tested initially and after any design or process changes that may affect these parameters.

4
 PALCE16V8

AC Test Loads and Waveforms

ALL INPUT PULSES

3.0V
90% 90%
10% 10%
GND
< 2 ns < 2 ns

16V8–5

5V

S1

R1
OUTPUT TEST POINT
R2 CL
16V8–6

Commercial Military
Specification S1 CL R1 R2 R1 R2 Measured Output Value
tPD, tCO Closed 50 pF 200Ω 390Ω 390Ω 750Ω 1.5V
tPZX, tEA Z · H: Open 1.5V
Z · L: Closed
tPXZ, tER H · Z: Open 5 pF H · Z: VOH – 0.5V
L · Z: Closed L · Z: VOL + 0.5V

5
 PALCE16V8

Commercial and Industrial Switching Characteristics[2]

16V8-5 16V8-7 16V8-10 16V8-15 16V8-25
Parameter Description Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Unit
tPD Input to Output 1 5 3 7.5 3 10 3 15 3 25 ns
Propagation
Delay[8, 9]
tPZX OE to Output 1 6 6 10 15 20 ns
Enable
tPXZ OE to Output 1 5 6 10 15 20 ns
Disable
tEA Input to Output 1 6 9 10 15 25 ns
Enable Delay[7]
tER Input to Output 1 5 9 10 15 25 ns
Disable Delay[7, 10]
tCO Clock to Output 1 4 2 5 2 7 2 10 2 12 ns
Delay[8,9]
tS Input or Feedback 3 5 7.5 12 15 ns
Set-Up Time
tH Input Hold Time 0 0 0 0 0 ns
tP External Clock 7 10 14.5 22 27 ns
Period (tCO + tS)
tWH Clock Width HIGH[7] 3 4 6 8 12 ns
[7]
tWL Clock Width LOW 3 4 6 8 12 ns
fMAX1 External Maximum 143 100 69 45.5 37 MHz
Frequency
(1/(tCO + tS))[7, 11]
fMAX2 Data Path Maximum Fre- 166 125 83 62.5 41.6 MHz
quency (1/(tWH + tWL))[7, 12]
fMAX3 Internal Feedback 166 125 74 50 40 MHz
Maximum Frequency
(1/(tCF + tS))[7, 13]
tCF Register Clock to 3 3 6 8 10 ns
Feedback Input[7, 14]
tPR Power-Up Reset Time[7] 1 1 1 1 1 µs
Shaded area contains preliminary information.
Notes:
8. Min. times are tested initially and after any design or process changes that may affect these parameters.
9. This specification is guaranteed for all device outputs changing state in a given access cycle.
10. This parameter is measured as the time after OE pin or internal disable input disables or enables the output pin. This delay is measured to the point at which a previous
HIGH level has fallen to 0.5 volts below VOH min. or a previous LOW level has risen to 0.5 volts above VOL max.
11. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.
12. This specification indicates the guaranteed maximum frequency at which the device can operate in data path mode.
13. This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feedback can operate.
14. This parameter is calculated from the clock period at fMAX internal (1/fMAX3) as measured (see Note 7 above) minus tS.

6
 PALCE16V8

Military Switching Characteristics[7]

16V8-10 16V8-15 16V8-25
Parameter Description Min. Max. Min. Max. Min. Max. Unit
tPD Input to Output 3 10 3 15 3 25 ns
Propagation Delay[8, 9]
tPZX OE to Output Enable 10 15 20 ns
tPXZ OE to Output Disable 10 15 20 ns
[7]
tEA Input to Output Enable Delay 10 15 25 ns
tER Input to Output Disable Delay[7, 10] 10 15 25 ns
[8, 9]
tCO Clock to Output Delay 2 7 2 10 2 12 ns
tS Input or Feedback Set-Up Time 10 12 15 ns
tH Input Hold Time .5 .5 .5 ns
tP External Clock Period (tCO + tS) 17 22 27 ns
[7]
tWH Clock Width HIGH 6 8 12 ns
tWL Clock Width LOW[7] 6 8 12 ns
fMAX1 External Maximum Frequency 58 45.5 37 MHz
(1/(tCO + tS)[7, 11]
fMAX2 Data Path Maximum Frequency 83 62.5 41.6 MHz
(1/(tWH + tWL))[7, 12]
fMAX3 Internal Feedback Maximum 62.5 50 40 MHz
Frequency (1/(tCF + tS))[7, 13]
tCF Register Clock to 6 8 10 ns
Feedback Input[7, 14]
tPR Power-Up Reset Time[7] 1 1 1 µs

Switching Waveform

INPUTS, I/O,
REGISTERED
FEEDBACK
t WH t WL
tS tH

CP

t CO tP [10]
tPXZ, tER tEA, tPZX[10]
REGISTERED
OUTPUTS
t PD tPXZ, tER [10] [10]
tEA, tPZX
COMBINATORIAL
OUTPUTS

16V8–7

Power-Up Reset Waveform

VCC
10% 90%
POWER
SUPPLY VOLTAGE t PR
REGISTERED
ACTIVE LOW
OUTPUTS
tS

CLOCK

tPR MAX = 1 µs t WL 16V8–8

7
 PALCE16V8

Functional Logic Diagram for PALCE16V8

PIN NUMBERS PIN NUMBERS
INPUT LINE
NUMBERS VCC
PRODUCT LINE FIRST CELL NUMBERS
1 20
0 3 4 7 8 11 12 15 16 19 20 23 24 27 28 31

00
32
MC7
64 CL1=2048
128
96
CL0=2120 19
160 PTD=2128
192
224 -2135
2
256 MC6
288
320 CL1=2049
384
352
CL0=2121 18
416 PTD=2136
448
480 -2143
3
512
544
MC5
576 CL1=2050
640
608
CL0=2122 17
672 PTD=2144
704
736 -2151
4

768
800
MC4
832 CL1=2051
896
864
CL0=2123 16
928 PTD=2152
960
992 -2159
5
1024 MC3
1056
1088 CL1=2052
1120
CL0=2124 15
1152
1184 PTD=2160
1216
1248 -2167
6

1280
1312
MC2
1344 CL1=2053
1408
1376
CL0=2125 14
14721440 PTD=2168
1504 -2175
7

1536
1568
MC1
1600 CL1=2054
1664
1632
CL0=2126 13
1696 PTD=2176
1728
1760 -2183
8

1792
1824
MC0
1856 CL1=2055
1920
1888
CL0=2127 12
19841952 PTD=2184
2016 -2191
9

10 0 3 4 7 8 11 12 15 16 19 20 23 24 27 28 31 11

USER ELECTRONIC SIGNATURE ROW

2056 2064 2072 2080 2088 2096 2104 2112 2119

GLOBAL ARCH BITS
BYTE 0 BYTE 1 BYTE 2 BYTE 3 BYTE 4 BYTE 5 BYTE 6 BYTE 7
CG0 =2192
CG1 =2193 16V8–9

MSB LSB MSB LSB

8
 PALCE16V8

Ordering Information
Pack-
ICC tPD tS tCO age Operating
(mA) (ns) (ns) (ns) Ordering Code Name Package Type Range
115 5 3 4 PALCE16V8-5JC J61 20-Lead Plastic Leaded Chip Carrier Commercial
115 7.5 5 5 PALCE16V8-7JC J61 20-Lead Plastic Leaded Chip Carrier Commercial
PALCE16V8-7PC P5 20-Lead (300-Mil) Molded DIP
90 10 7.5 7 PALCE16V8-10JC J61 20-Lead Plastic Leaded Chip Carrier
PALCE16V8-10PC P5 20-Lead (300-Mil) Molded DIP
130 10 7.5 7 PALCE16V8-10JI J61 20-Lead Plastic Leaded Chip Carrier Industrial
PALCE16V8-10PI P5 20-Lead (300-Mil) Molded DIP
130 10 10 7 PALCE16V8-10DMB D6 20-Lead (300-Mil) CerDIP Military
PALCE16V8-10LMB L61 20-Pin Square Leadless Chip Carrier
90 15 12 10 PALCE16V8-15JC J61 20-Lead Plastic Leaded Chip Carrier Commercial
PALCE16V8-15PC P5 20-Lead (300-Mil) Molded DIP
130 15 12 10 PALCE16V8-15PI P5 20-Lead(300Mil) Molded DIP Industrial
PALCE16V8-15DMB D6 20-Lead (300-Mil) CerDIP Military
PALCE16V8-15LMB L61 20-Pin Square Leadless Chip Carrier
90 25 15 12 PALCE16V8-25JC J61 20-Lead Plastic Leaded Chip Carrier Commercial
PALCE16V8-25PC P5 20-Lead (300-Mil) Molded DIP
130 25 15 12 PALCE16V8-25JI J61 20-Lead Plastic Leaded Chip Carrier Industrial
PALCE16V8-25DMB D6 20-Lead (300-Mil) CerDIP Military
PALCE16V8-25LMB L61 20-Pin Square Leadless Chip Carrier
55 10 7.5 7 PALCE16V8L-10JC J61 20-Lead Plastic Leaded Chip Carrier Commercial
PALCE16V8L-10PC P5 20-Lead (300-Mil) Molded DIP
65 10 10 7 PALCE16V8L-10JI J61 20-Lead Plastic Leaded Chip Carrier Industrial
PALCE16V8L-10PI P5 20-Lead (300-Mil) Molded DIP
55 15 12 10 PALCE16V8L-15JC J61 20-Lead Plastic Leaded Chip Carrier Commercial
PALCE16V8L-15PC P5 20-Lead (300-Mil) Molded DIP
65 15 12 10 PALCE16V8L-15DMB D6 20-Lead (300-Mil) CerDIP Military
PALCE16V8L-15LMB L61 20-Pin Square Leadless Chip Carrier
55 25 15 12 PALCE16V8L-25JC J61 20-Lead Plastic Leaded Chip Carrier Commercial
PALCE16V8L-25PC P5 20-Lead (300-Mil) Molded DIP
65 25 15 12 PALCE16V8L-25DMB D6 20-Lead (300-Mil) CerDIP Military
PALCE16V8L-25LMB L61 20-Pin Square Leadless Chip Carrier
Shaded area contains preliminary information.

9
 PALCE16V8

MILITARY SPECIFICATIONS Switching Characteristics

Group A Subgroup Testing
DC Characteristics Parameter Subgroups
tPD 9, 10, 11
Parameter Subgroups
tCO 9, 10, 11
VOH 1, 2, 3
tS 9, 10, 11
VOL 1, 2, 3
tH 9, 10, 11
VIH 1, 2, 3
VIL 1, 2, 3
IIX 1, 2, 3
IOZ 1, 2, 3
ICC 1, 2, 3

Document #: 38-00364-F

Package Diagrams

20-Lead (300-Mil) CerDIP D6

MIL-STD-1835 D-8 Config. A

51-80029

10
 PALCE16V8

Package Diagrams (continued)

20-Lead Plastic Leaded Chip Carrier J61

51-85000-A

20-Square Leadless Chip Carrier L61

51-80049

11
 PALCE16V8

Package Diagrams (continued)

20-Lead (300-Mil) Molded DIP P5

51-85011-A

© Cypress Semiconductor Corporation, 1998. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize
its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress
Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.