Академический Документы
Профессиональный Документы
Культура Документы
An Energy-efficient Approach to
Electronic Assembly, Interconnection,
and Data Transmission Management
Joseph Fjelstad
President
Verdant Electronics, Inc.
Introduction
z Electronic products are the engine that has propelled the
exponential growth of global knowledge over the last half
century
z A steady stream of new products from the computer to
the cell phone allow us to connect seamlessly with nearly
every place and potentially every one on the planet by a
combination of land lines, wireless transmitters and
satellites.
z This comes at a cost however both in terms or materials
and energy, both of which have certain limits and there
are other challenges that we presently face that create a
greater sense of urgency.
z We cannot afford to turn off the engine but neither can we
continue on the path we are presently on.
Comparison of Projected Electricity
Use, All Scenarios, 2007 to 2011
Source: US EPA Report to Congress on Server and Data Center Energy Efficiency
Redefining Connection Paths can Help
Reduce Power Requirements
Inductance Capacitance
Signal Signal
reflections Dielectric &
conductor loss reflections
Patented
20Gbps High Speed Copper Channel
Technological Advantages...
High speed flex based channel technology
Low power, non-enhanced, link between packages over extended
distance, with near zero skew at speeds to >20Gbps per channel.
Increased design flexibility and customization for performance
Chip interconnections and package can be a commodity item
Interconnection architecture can be standardized
All standard materials
Compatible with existing packaging assembly technology
So
ld
er
Where are we today?
Current Electronic Manufacturing Process
PWB
FABRICATION
Engineering INVENTORY, SMT
STORAGE
ASSEMBLY
Laminate
PWB Drill
DESIGN
Plate Stencil paste
Image
Etch
Mask Inspect
Route
Place parts
ASSEMBLY Inspect
SCHEMATIC DESIGN
BOM RELIABILITY
ASSURANCE SOLDER, Reflow
PASTE, FLUX
Clean
Inspect
PARTS PROCURE
PARTS Storage &
ENGINEERING Inventory Test
Basic PWB
Manufacturing
for Double Sided Boards
Select Appropriate Foil Clad
Laminate
Drill Hole Pattern for Vias &
Components
Make Through Holes Conductive
Coat Panel with Photoresist
Align Patterned Phototool to Hole
Pattern
Expose to UV Light Source
Develop Unexposed Pattern
Plate Copper on to Exposed
Pattern Area
Plate Finishing Metal(s)
(Solder, Tin, Nickel, Palladium, Gold, etc. either Temporary or Permanent)
Strip Resist from Plated Circuit
Etch Background Copper Foil
Strip Etch Resist Metal
Coat with Solder Mask
(Screen Printed or Photoimaged)
Coat Exposed Copper
(solder, electroless Ni/Au or OSP)
Example of
Build-up Board
Manufacturing
Process Steps
Prepare Innerlayers
Laminate Layers
Drill Through Holes
Seed Hole with Conductive Film
Coat with Photoresist
Image Resist Pattern
Plate Copper Traces
Plate Etch Resist Metal
Strip Resist Exposing
Base Copper
Etch Background Copper
Strip Etch Resist Metal
Fill Holes with Resin
Coat with Photoimagable
or Filled Polymer
Image and Develop or
Laser Drill Holes in Polymer
Metallize Surfaces with Copper
Expose and Develop Photoresist
Pattern Plate Copper Circuit Image
Strip Resist & Expose Seed Layer
Etch Copper Seed Layer
Coat with Soldermask
Expose and Develop Soldermask
Apply Solderable Finish (e.g. PbSn)
Basic Process Steps for SMT
z Fixture
z Stencil solder paste and inspect
z Place components and inspect
z Reflow solder
z Clean
z Underfill critical components
z Depanelize
z Test and rework
z Ship
Abbreviated Occam Concept
1. Position and bond various tested components on
a temporary substrate or permanent carrier
Patents pending
The Basic Occam Process
ASSEMBLY CIRCUIT
DESIGN DESIGN Place fully
tested parts
Encapsulate
parts
SCHEMATIC RELIABILITY
BOM ASSURANCE Build up
circuits
Singulate
Components
IC Packages
Interconnections Resistors
Components
PCBs Capacitors
IC Packages
Sockets Inductors
Resistors
Connectors Diodes
Capacitors
Cables
Inductors
Diodes
Occam A ssembly
Pick and p lace
Assembly
Com ponen ts & C onn ecto rs
Stencil printing En cap su la te
Pick and place Bu ild u p C ircuits
Reflow Bo x build
Clean
Box build
The Occam Approach is Novel
…but Not the Technologies
• Components can be placed conventionally
• Many suitable encapsulants available
• Suitable CTE, low shrinkage, high thermal conductivity
• Need not withstand soldering temperatures
• New low pressure molding techniques are available
• Many possible options for via creation
• Semi-additive fabrication process well established
– Improved process materials coming on line
• All copper system both possible and advantageous
• Appropriate for all classes of products
• Testing and rework... Philosophical questions?
• Why do parts fail? What are the causes of rejects?
Early “Kitchen” Prototypes
Occam Benefits Analysis
No Printed Circuit Required
z No PCB procurement
z No PCB testing required
z No spare PCB inventory or shelf life issues
z No Conductive Anodic Filament (CAF) concern
z No surface finish process durability problems
z No high temp component warp or PCB damage
z Lower overall material use (near zero waste)
z All copper circuits created in situ
z Novel integral connector structure possibilities
No Soldering Required
z Eliminates several manufacturing processes
z RoHS restricted material concerns obviated
z No solderability testing or surface finish concerns
z No high temperature damage to devices or PCB
z Energy use is reduced (no bakes or reflow)
z No solder shorts, opens, micro voids, copper
dissolution and the host of other common solder
related reliability issues and concerns
z Limited post assembly cleaning & testing issues
Reduced Component Concerns
z Only fully tested and protected components used
z No solder build up on tester/socket contacts
z No component leads = No coplanarity issues
z No surface finish solderability issues
z Fewer component types needed (LGA & QFN)
z Smaller component libraries possible (Pkgs)
z Lower cost (simpler) & higher yield on devices
z No MSL issues or popcorning concerns
z Improved routing for area array IC packages
z Overlapping of components is possible
Overlapping Components
Patents pending
Package Under Package (PuP)
Copper Terminated MLC
Thin and Thick Film Terminations
2-4 mils (75 microns typ) >1 mil (20 microns typ)
Connectors
Heat sink
Patents pending
Occam Benefits
Circuit Design Simplification
z Components can be placed closer together
z Increased routing capability in less space
z “Dead” leads ignored for additional routing space
z Improved design security
z Integral heat spreader redefine placement rules
z Simpler and faster reconfiguration and ECOs
z Completed assemblies can interconnected
z Adaptable to optoelectronics
z Can be used for flexible circuits
Occam Benefits
Reliability Improvement
z Simple structures with fewer elements
z Lower temperature processing avoids thermal
damage caused by lead-free soldering
z Components are fully encapsulated increasing
shock and vibration immunity
z Hermetic structure possibilities with full metal
jacket protection
z Total EMI and ESD protection possibilities
z Integral heat spreader improves device life
Solderless Assembly Allows Thermal
Concerns to Be Addressed Upfront
Patents pending
What about Testing?
z Testing is believed to be critical… Why?
z Most testing is predicated on the anticipation of
manufacturing related defects and faults
Shorts and opens are accepted as facts of life
Lead-free assembly damage to assembly components
z Current assembly technology has limits
z Simpler processes should yield higher
z The ultimate test is assembly turn on
z Can time and money for test be better allocated?
What and Where are the Problems?
Stig Oresjo “Blending Test Strategies for Limited-Access Boards” Circuits Assembly
Aug 2002
Simple Cost
Comparison
Model
Conventional SMT Line
Kitting,
Feeder Setup X-ray
$50K
Water Wash
Solder Printer P&P Reflow Oven
Machine
$75K Machine $55K
$80K
$200K
Solder Paste
Measurement Ionograph
Station $15K
$15K
Water Wash
Solder Printer P&P Machine Reflow Oven Machine
$200K
Solder Paste
Measurement Encapsulant Encapsulant Interconnect
Station Dispenser $75K Cure Station $5K deposition $?
Ionograph
programmed
Patents Pending
Direct Write
Patents Pending
Co-Design to Compress Time
Thank you