Академический Документы
Профессиональный Документы
Культура Документы
Introduction :
This digital clock is active low reset and positive edge sensitive clk device. By
default the device is in 12 hour format. Using clk_format signal we can able to
switch between 24 hours and 12 hours mode. Upon reset all the device outputs
will be set to 0. We can able to set the the time using command line.
Block diagram :
Signal description :
Test cases :