Reg no:

KONGUNADU COLLEGE OF ENGINEERING AND TECHNOLOGY

NAMAKKAL- TRICHY MAIN ROAD, THOTTIAM EX-05b
DEPARTMENT OF ECE Rev: 0
MODEL EXAMINATION
AP 7201 ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
Date: 30.04.16 Session : AN
Time: 3 hours Max Marks: 100
PART A (10×02=20 MARKS)
1. What are the advantages of cascode stage over cascade stage?
2. Define Channel Length Modulation.
3. Give the reason for miller capacitance and its value.
4. Why active loads are advantageous compared to passive loads?
5. What are the types of noises encountered in operational amplifiers?
6. State the need for compensation in a feedback amplifier.
7. Is “Slewing”-a large signal behavior or small signal behavior? Justify.
8. State the importance of phase margin in op amp design.
9. Differentiate between current source and current sink.
10. What are the advantages of cascode current mirror?
PART B (5X13=65 MARKS)
ANSWER ALL QUESTIONS
11. (a) (i) Write short notes on Common Gate stage. (7)
(ii) Explain differential pair with MOS loads in detail. (6)
Or
(b) (i) Derive an expression for output resistance in CS stage with source degeneration. (7)
(ii) Derive an expression for the voltage gain of circuit in fig. (6)

12. (a) (i) Draw a high frequency model of differential pair with active current mirror and derive its
CMRR. (13)
Or
(b) (i) Explain why Miller’s theorem cannot be applied to calculate the effect of the thermal
noise of a floating resistor? (5)
(ii) Explain types of noises and also give detail about noise in single stage amplifiers. (8)

13. (a) Draw voltage current feedback amplifier. Draw the basic amplifier without feedback and
derive open loop transfer gain and from this find the closed loop transfer gain. (13)
Or
 Reg no:

(b) (i) Explain in detail about the positive power supply rejection ratio and negative power supply
rejection ratio of two stage Op Amps. (7)
(ii) Write short notes on going boosting. (6)

14. (a) What are the difficulties in compensating two stage CMOS op amps? Discuss the
compensation technique using a common gate stage. (13)
Or
(b) Construct the root locus for a two pole system. (13)

15. (a) Explain any two temperature independent biasing techniques. (13)
Or
(b) (i) Write short notes on supply independent biasing. (7)
(ii) Explain constant Gm biasing. (6)

PART C (1X15=15 MARKS)

12. (a) Explain the sources of noise and its effects in op amps. Discuss noise bandwidth of op amp
circuit. (15)
Or
(b) Discuss the properties of current mirrors. Compare the merits and demerits of bipolar and
MOS mirrors with suitable example. (15)

Staff in-charge HOD