Вы находитесь на странице: 1из 8

Electronics II Biomedical Engineering Departments Second Year

AL-NAHRAIN UNIVERSITY
COLLEGE OF ENGINEERING
DEPARTMENT OF BIOMEDICAL
ENGINEERING

ELECTRONIC II
LABORATORY

SECOND YEAR SECOND SEMESTER

1
Electronics II Biomedical Engineering Departments Second Year

List of Experiments

Exp. No. Title of the Experiment Page


1 JFET Circuits and Applications 3
2 Linear Applications of Operational Amplifiers 9
Non-Linear Circuits Using ………………….. 14
3
Operational Amplifier

2
Electronics II Biomedical Engineering Departments Second Year

JFET CIRCUITS AND APPLICATIONS


APPLICATION I :

JEFT as an Amplifier
1.-Using the supplied characteristics, indicate the pinch off region on the
curve. Design a common source amplifier,using the circuit shown in Fig.
1.{Let VDD = 20V. , ID max = 6mA, Rg=1m  Cm =47  F }.
2.- For Vin=100 mV, measure the gain, phase shift and maximum peak
output voltage.

Discussion:
Calculate the actual and the theoretical values of the gain and the max, peak
output voltage.

Application II:

JEFT as a voltage controlled resistor


Theory:
Under the correct operating conditions, (i.e. near the origin on the
characteristic curves)the channel of a JEFT behaves as an almost pure ohmic
resistor whose value is a function of the gate voltage G5 i.e.
RDS =Ro exp (VGS)

3
Electronics II Biomedical Engineering Departments Second Year

Procedure:

1.- Connect the circuit Shown in (Fig. 2)


2.- Let Vin = 1 V. pp.
(VGS “control voltage” )=0,1,2,3,4,5 volts.
3.- Calculate the attenuation (Vo/Vin)for each case.

Discussion:
1.- What does the range of attenuation depend on?
2.- Calculated RGS for each value of VGS and compare the calculated value
with the theoretically – obtained value.
3.- Discuss the output voltage for the circuit shown in Fig. (3) when the
input voltage is varied.

Application III:
JEFT as a chopper:
Procedure:
1.-Connect the circuit shown in fig.4.
2.-Let Vin =1 V.pp at 100HZ
VGS = 2 V.pp at 500HZ square wave.
3.- plot the signal waveform of Vin, VGS, Vo.
4.- Repeat step 3 for 1000 HZ Vin.

4
Electronics II Biomedical Engineering Departments Second Year

Discussion:

1.-Draw the equivalent circuit of the chopper for the ON and OFF
conditions.
2.-For the circuit shown in fig. 5 deduce the output waveform. Draw to scale
Vin and Vo when RON 220  and R OFF = 100k  .

5
Electronics II Biomedical Engineering Departments Second Year

6
Electronics II Biomedical Engineering Departments Second Year

Davics data and characteristics


Type 2N 3819 n-channel planar silicon field-effect transistor

*Absolute maximum ratings at 25 C free-air temperature (unless otherwise


noted)
Drain – gatc voltage 25V
Drin – source voltage 25V
Reverse gate – source voltage –25V
Gate current 10mA
Continuous device dissipation at (or below) 25C
frce-air temperature (see note 1) 200mW
Storage temperature range –55 C to 150 0C
0

Lead temperature 26 inch from case for 10 seconds 260 0C

Electrical characteristics at 25C free – air temperuture (unless other wise


noted)
Parameter Test Conditions Min. Max. Umit
Vibbann Gate-source
Breakdown voltage Ic=-1  A, VDs=0 -25 V
IGss Gate cut-off current VGs=-15V, VDs=0 -2 nA
VGs=-15V, VDs=0, Ta=100C -2 A
lDss Zero-gate-voltage VDs=15V, ID=0, See note2 2 20 mA
drain current
VGs Gate-source voltage VDs=15V, ID=200  A -0.5 -7.5 V
VGs(off) Gate-source cut-off VDs=15V, Iu=2nA -8 V
voltage
 ft Small-signal VDs=15V, VGs=0, f= 1kHz. 2000 6500 S
Common –source See note2
Forward transfer
admitance
 ot Small-signal VDs=15V, VGs=0, f=1kHz 50 S
Common –source See note2
Output admintance
Cics Common-source VDs=15V, VGs=0, f= 1MHz 5 Pf
short-circuit
Input capacitance
Ctcd Common – source VDs=15V, VGs=0, f= 1MHz 1000 4 Pf
Yfs Short-circuit reveres VDs=15V, VGs=0, f=100MHz s
Transfer capacitance
Small-signal
Common-source
Forward transfer
admitance

7
Electronics II Biomedical Engineering Departments Second Year

Notes: 1-Derate linearly to 125C free-air temperature at the rate of


2mw/deg C.
2-These parameters must be measured using pulse
technejsus . pw=100ms, duty cycle <10 per cent.
 Indicates JEDEC registered data.

Вам также может понравиться