AMERICAN UNIVERSITY OF SCIENCE & TECHNOLOGY

FACULTY OF ENGINEERING
DEPARTMENT OF COMPUTER AND COMMUNICATIONS ENGINEERING

CCE 202: Circuit Analysis II Fall 2019-2020

Assignment No. 5
Due: Monday December 23, 2019
Instructor: Engr. Samir A. Khayat

Student Name: __________________________ ID Number: _______________

Date: ___________________________

Instructions: You are strongly encouraged to type out your solutions using mathematical mode typing
in some office suite. If you must handwrite your homework, please write clearly and legibly. I will not
grade homework that is unreadable.

You must justify all your answers. In particular, you will get no credit if you simply write the final
answer without any explanation. Only few selected problems will be graded.

Homeworks must be done individually: each student must hand in their own answers. It is acceptable,
however, for students to collaborate in figuring out answers and helping each other solve the
problems. You will be taking the responsibility to make sure you personally understand the solution to
any work arising from such collaboration and you also must indicate on each homework with whom
you collaborated.
Problem 1: Maximum Average Power. (Problem 10.44, p. 413)
The load impedance ZL for the circuit shown is adjusted until maximum average power is delivered to ZL.

a) Find the maximum average power delivered to ZL.

b) If ZL was restricted to purely resistive, find the maximum average power transfer.

2|P age
3|P age
Problem 2: Maximum Average Power. (Problem 10.46, p. 413)
The variable resistor in the circuit shown in the figure below is adjusted until the average power it absorbs is
maximum.

a) Find R.
b) Find the maximum average power.

4|P age
5|P age
Problem 3: Minimum Power Loss Design. (Problem 10.50 p. 414)
The sending-end voltage in the circuit seen in the figure below is adjusted so that the rms value of the load
voltage is always 4000 V. The variable capacitor is adjusted until the average power dissipated in the line
resistance is minimum.

a) If the frequency of the sinusoidal source is 60 Hz, what is the value of the capacitance in microfarads?
b) If the capacitor is removed from the circuit, what percentage increase in the magnitude of is necessary
to maintain 4000 V at the load?
c) If the capacitor is removed from the circuit, what is the percentage increase in line loss?

6|P age
7|P age
Problem 4: Analysis of the Y-Y Circuit. (Problem 11.10 Page 441)
A balanced three-phase circuit has the following characteristics:

• Y-Y connected;
• The line voltage at the source, Vab is 110√3 V -60° V;
• The phase sequence is positive;
• The line impedance is ,
• The load impedance is .

a) Draw the single phase equivalent circuit for the a-phase.

b) Calculated the line current in the a-phase.
c) Calculated the line voltage at the load in the a-phase.

8|P age
9|P age
Problem 5: Analysis of the Y- Circuit. (Problem 11.13 Page 441)
A balanced Δ-connected load has an impedance of 216 – j 288 Ω /Ф. The load is fed through a line having an
impedance of 3 + j5 Ω / . The phase voltage at the terminals of the load is 7.2 kV. The phase sequence is
positive. Use VAB as the reference.

a) Calculate the three phase currents of the load.

b) Calculate the three line currents.
c) Calculate the three line voltages at the sending end of the line.

10 | P a g e
11 | P a g e
Problem 6: Two Balanced Y-Connected Loads (Problem 11.24 Page 443)
A balanced three-phase source is supplying 60 kVA at 0.6 lagging to two balanced Y-connected parallel loads.
The distribution line connecting the source to the load has negligible impedance. Load 1 is purely resistive and
absorbs 30 kW. Find the per-phase impedance of Load 2 if the line voltage is 120√3 V and the impedance
components are in series.

12 | P a g e
13 | P a g e