Вы находитесь на странице: 1из 7

APPLICATION OF MODIFIED HOPFIELD NEURAL NETWORK TO

REAL TIME CURRENT HARMONICS REDUCTION

K.Krishna Suman Rajaneesh


EEE IV/IV, EEE IV/IV,
Aurora’s Engg College Aurora’s Engg College
Email: k2s_14@yahoo.co.in

Abstract: Conventional harmonics filtering approaches employ either passive or active systems
or the combination of both. This paper proposes a self-tuning filtering system (STFS), based
on a modified discrete Hop field network model, which can adapt a new environment using
continuous signals from the previous data learning in real time dynamic machine systems. Real
data tests on the prototype model of the DC variable speed motor suggest that the proposed
scheme is superior to the APLC's approach in terms of adaptability in filtering, faster training,
converging, and simplicity in the hardware implementation with low frequency harmonics
almost completely eliminated.

Keywords: Modified Hop field neural network, real time current harmonic reduction.

1. INTRODUCTION

Reduction of load generated current harmonics is a challenging task for power system engineers
and academics. Traditional approaches for harmonics filtering rely on the use of shunt passive
filter because of its simple circuit design and low cost implementation. Passive filtering has,
however, low efficacy that active filtering techniques have been called upon to improve. Passive
and active filtering systems by themselves are, however, unable to solve efficiently the total
harmonics problem embracing load dependency, poor system efficiency, large system size,
occurrence of large magnitude of multiple harmonics, and the complexity of control in
implementation.

In, an active power line conditioner (APLC) with Neural Network control has been proposed to
reduce source current harmonics. It used a feed forward NN with two supervised learning
algorithms, the genetic algorithm (GA) and back propagation algorithm. The APLC scheme,
though can reduce current harmonics under the simulated environment, its programming
complexity and heavy computational time pose some difficulties in delivering the desired real-
time performance. It is plausible that the APLC's real time performance will be further degraded
due to many switches used and the potential failure to satisfy complete robust compensation of
the distorted current under severe changes in load condition.
Continuous Hop field models have been widely implemented in real time signal processing
field. In these implementations complex interconnections between input and hidden layers give
rise to very expensive computational time, which is undesirable in many applications. For digital
implementation, discrete time Hop field model is more appropriate. In this paper, we propose a
discrete Hop field model which is suitable for real time digital filtering of load generated current
harmonics in DC variable speed drive systems. The proposed system has Self-Tuning features
that can continually adapt to the random variation of harmonics amplitudes and frequencies
arising from variable speeds of operation. Our proposed scheme uses fewer solid-state switches
and it has been tested to reduce harmonics much more efficiently.

This paper is organized in five main sections. Section 1 provides the background and motivation
of the research. Section 2 describes the current harmonic problem formulation and presents a
solution with the self-tuning adaptive filtering system. Section 3 introduces the algorithm used
in the proposed scheme. Results of performance tests using real time data sets are provided in
section 4. We conclude the paper with inferences and further research direction in section 5.

2. CURRENT HARMONIC PROBLEM FORMULATION & SOLUTION

In this section, we formulate harmonics filtering problem as the minimization of distorted


current, subject to current harmonic distortion to fall below upper limit, specified by the power
supply regulation
1
xi wij x j + ∑φj x j ) subject to wij = ∑ ( xi .x j ), wii = 0, φ j = 0
p p
Min w
( E ) = Min ( ∑∑
2 i j p
i

where E is the Lyapunov function (energy function), xi is the ith neuron's status, x j is the jth
neuron’s status, wij is the synaptic weighting value between the jth neuron and ith neuron, and
φj is the jth neuron's threshold value in Figure 1.
Solving (1) yields the optimal weight value as following.
wopt = ∑ w p subject to x =x p
p

Using Fourier series expansion, the periodic and distorted source current is (t ) can be expressed
as a series of sinusoidal harmonics; the response to each harmonic can be thus determined by the
following equation.

i (t ) = I
s dc
+ ∑ ( a cos nωt + b sin nωt )(3)
n n
n =1, 2,3....

Usually there is symmetry, so I dc =0, is (t ) and can be expressed as


−1 an 1
∞ 1
is (t ) = ∑ 2isn sin( nω
t + ϕn )(4) where ϕ n = tan , isn = (an 2 + bn 2 ) 2
n =1, 2 , 3... bn 2
∞ 1
The root-mean-square (rms) value of source current is is ∆ ∑ isn 2 = (is12 + is 2 2 + ....) 2 (5)
n =1

which is the rms value of input harmonic current. Total harmonic distortion (THD) is defined

1 1
(is 2 − is12 ) 2
( ∑ ∞n= 2 isn 2 ) 2
ih
by THD∆ = = (7) . The line current signal is periodic with a
is1 is1 is1
random variable under different non-linear loads so that we can represent the distorted source


current is (t ) as is (t , ζ ) = ∑ 2isn ( ζ ) sin( nω
t + ϕn ( ζ ))(8) . where isn , ϕn and ζ are
n =1, 2..

magnitude, phase angle and a random variable of the distorted source current (expressed in
Fourier series) respectively.

With is (t , ζ ) as the input source current to the ideal sampler in Figure 1, the mth sampled


output sequence is is (m, ζ ) = ∑ 2isn (m, ζ ) sin(nmθ + ϕ n ( ζ ))(9) where θ = ωT .
n =1, 2..
3. THE PROPOSED ALGORITHM

Figure 2 shows the software process of the proposed neural network based algorithm. The load
current il (t ) of variable-speed motor is captured via the motor speed and load current interface
card. With the aid of Fast Fourier Transform technique, the waveform of the distorted current
(non-sinusoidal) can be analyzed. Note that initially, il (t ) = is (t ) , i.e., before the current
compensated. In Figure 1, the aim of Self -tuning Adaptive Filter's training process is to
generate an injection current ih (t ) to meet the predetermined condition in the relationship
is (t ) = il (t ) +ih (t ) ≈ I m cos( ω
t ) = i f (t ) , where current i f (t ) is the fundamental component of
source current is (t ) . Unlike the conventional shunt passive filter, the simplified injection
current circuit of the STFS (Figure 3) provides a high impedance path with respect to the current
source is mainly constructed with active components. Upon receipt of the trigger signals [
Vtp (t ) and Vtn (t ) ], the Current Injection Circuit generates a suitable amount of DC current to
compensate for the distorted source current. They are obtained from the neural network at the
end of whole recalling cycles. The injection current begins at a zero crossing point (time axis) of
the source current at where it is divided into a positive cycle and a negative cycle for
compensation, respectively. During the positive cycle, SW1 is switched on to inject an
appropriate current controlled by trigger signal Vtp (t ) , and SW2 switched off simultaneously
to ensure no shorted circuit path. Similarly, during the negative cycle, SW2 is switched on to
inject reverse current controlled by trigger signal Vtn (t ) , while SW1 is switched off. Figure
3(b) shows the state of operation for the two switches (SW1 & SW2) at a given point in time.

To obtain trigger signals Vtp (t ) and Vtn (t), output signals (discrete) from the Neural Network

are converted into analog signals (voltage Vtp (t)and Vtn (t)) via PC output ports, D/A converter,
and the amplifier in Figure 1. Using the sampler, the source current is (t ) is firstly converted
into discrete signals (see Figure 1) which act as inputs to the proposed neural network for
training and recalling. After the non-linear transformation, all of the processing element signals
are bipolar (-1 or +1). There are two stages to process the neuro-computing. In the first stage, the
proposed recurrent associative network is trained to memorize several images, which are the
divided parts of pure sinusoidal waveforms. Each image has u*v processing elements, each of
which receives inputs from all the others. However, the input that a processing element receives
from itself is ignored. By minimizing the energy function, we can obtain the synaptic weighting
wij .
The second stage is to input the images of distorted source current to the proposed Neural
Network for recalling. Whenever the processing element changes state, the energy function
always decreases. Accurate images can thus be recalled soon after a fixed number of steps are
needed to converge and reach a minimum of the energy function. With the non-linear inverse
transformation, the recalled images. can be transformed (.recovered) into the pure sinusoidal
waveform without distortion. The trigger signals [ Vtp (t ) and Vtn (t ) ], are then generated to
compensate for the distortion of source current no matter what harmonics are wandering along
under different distortions.

4. PERFORMANCE TESTS WITH REAL TIME DATA


To test the performance, a prototype test rig of DC variable speed drive is set up in accordance
ith Figure 3 which incorporated the STFS as shown in Figure 1. We initially input 26 pure
sinusoidal waveform sampled data of a half of cycle to the neural network for training because
the source current is symmetrical. Once the training is completed, the STFS can directly
generate auto-adjusted appropriate amount of DC currents for the compensation of distorted line
current without further training needed. Figure 4 shows the distorted current source at 400-RPM
speed (highly polluted). In Figure 8, the result can be visually inspected on every compensated
line current is (t ) , which is noticeably shaped toward an almost pure sinusoidal waveform less
than 2 cycles recalling after compensation.
The proposed scheme can remove major harmonics almost completely over the speed range of
400 – 1000 RPM, which is the nominal range of operations for the DC machine drive system
under testing. Harmonic components at frequencies higher than 500 Hz were neglected since a
passive filter can easily filter them out. Figure 8 displays all testing results with excellent
performance before and after compensation. It is quite clear that THD at 400 RPM drops from
22.15% in the uncompensated case to 0.05% when the proposed scheme is used. This result also
indicates THD in the line current improves from high pollution to no more than 0.5% in every
case.

In this study, it has been found that at the lower speed the load produces higher line current
source pollution in the power main. We measured 13 line source currents under the DC variable-
speed motor from 400 RPM to 1000 RPM. We see that THD is considerably decreased when the
drive is running at higher RPM; because this is true higher frequency is easily filtered out. This
explains why low speeds of operation are of great concern to electrical power system engineers.

5. CONCLUSIONS
Performance test results using a real data confirm that the proposed STFS based on a modified
discrete Hop field network that is practically feasible after discretised the continuous signals
captured for the variable speed DC machine drive systems. It has also been observed that the
proposed scheme can make an accurate image recall at high level of polluted source power line.
Our simulation results suggest that the line current THD is improved to less than 0.5% at all
situations with the STFS. From these performance test results, it can be inferred that the
proposed scheme can achieve asymptotically ideal sinusoidal waveform (or image). In addition,
the proposed STFS needs only one training process, less than 2 cycles recalling, and is thus
capable of generating a suitable amount of DC current for the compensation of different current
distortion whenever the load is changed within wide ranges (400 RPM to 1000 RPM). Further
research on the implementation of the proposed scheme on multimachine DC or AC drive
systems is required.

Вам также может понравиться