EE241

EE141 - Fall 1999

Introduction to Digital
Integrated Circuits

Tu-Th 9:30 - 11:00 am

203 McLaughlin

EE141 1

What is this class about?

Introduction to digital integrated circuits.

l CMOS devices and manufacturing technology. CMOS inverters
and gates. Propagation delay, noise margins, and power
dissipation. Regenerative logic circuits. Arithmetic, interconnect,
and memories. Programmable logic arrays. Design
methodologies.
What will you learn?
l Understanding, designing, and optimizing digital circuits with
respect to different quality metrics: cost, speed, power
dissipation, and reliability

EE141 2

1
EE241

Practical Information
l Instructors:
» Jan Rabaey
511 Cory Hall , 3-8206, jan@eecs.berkeley.edu
Office hours: Mo 1:30-3pm (231 Cory); Tu 11-12:30pm (511 Cory)
» Bora Nikolic
570 Cory Hall , tbd, bora@eecs.berkeley.edu
Office hours: Mo 11-12:30pm; We 2-3:30pm

l TAs:
» Rhett Davis, wrdavis@EECS.Berkeley.EDU - Office hours: W 12:30-2pm (297 Cory)
» Vikram Shenoy, vshenoy@cory.EECS.Berkeley.EDU - Office hours: (297 Cory)
» David Wang, dvwang@joy.EECS.Berkeley.EDU - No Office Hours
» Englin Yeo, yeo@cory.EECS.Berkeley.EDU - Office hour: M 5-6:30pm (297 Cory)

l “The Paperless Class”

http:”//infopad.eecs.berkeley.edu/~icdesign/ee141”
EE141 3

Discussions & Labs

l Discussion Sessions - flexible assignment

» M 4-5pm; 405 Davis; Englin Yeo;
» W 4-5pm 285 Cory; Rhett Davis;

l Labs - 353 Cory!

» Tu 3-6 pm (TBA),
» We 11-2 pm (TBA),
» Th 3-6 pm (TBA),
» Fr 11-2pm (TBA)

EE141 4

2
EE241

Class Organization

l +/- 10 assignments
l One Integrated Design Project with 2
deliverables
l Laboratories:
» 7 software labs
» 2 hardware labs
l 2 midterms; 1 final
» midterm1: Th 9/23; midterm2: Th 10/29
EE141
» final: Fr 12/10 (8-11am) 5

Grading Policy

l Homeworks: 10%
l Labs: 10%
l Projects: 20%
l Midterms: 30%
l Final: 30%

EE141 6

3
EE241

Class Material

l Textbook: “Digital Integrated Circuits - A Design

Perspective”, by J. Rabaey
l Class notes: Web page (New stuff!) +
http://infopad.eecs.berkeley.edu/~icdesign/instructors.html
l Lab Reader;
Available on the web page!
Selected material will be made available from
Copy Central
l Check web page for the availability of tools

EE141 7

New Software

l Micromagic “max” and “sue”

» A modern version of the good ol’magic
» On-line documentation and tutorials
l HSPICE and IRSIM for simulation

EE141 8

4
EE241

Getting Started

l Assignment 1: Getting SPICE to work -

see web-page
l NO discussion sessions or labs this
week.
l First discussion sessions in Week 2
l First Software Lab in Week 3

EE141 9

Digital Integrated Circuits

l Introduction: Issues in digital design

l The inverter - CMOS
l Combinational logic structures
l Sequential logic gates; timing
l Arithmetic building blocks
l Interconnect: R, L and C
l Memories and array structures
l Design methods

EE141 10

5
EE241

Introduction

EE141 11

The First Computer

The Babbage
Difference Engine
(1832)
25,000 parts
cost: £17,470

EE141 12

6
EE241

ENIAC - The first electronic computer

(1946)

EE141 13

The Transistor Revolution

First transistor
Bell Labs, 1948

EE141 14

7
EE241

The First Integrated Circuits

Bipolar logic
1960’s

ECL 3-input Gate

Motorola 1966

EE141 15

Evolution in Complexity

EE141 16

8
EE241

Evolution in Transistor Count

EE141 17

Evolution in Speed/Performance

EE141 18

9
EE241

Major challenges in digital design

l The large
» Complexity
l And the small
» Very-high speed design (> 1 GHz)
» Power dissipation
» Interconnect
» Clocking

EE141 19

Intel 4004 Micro-Processor

EE141 20

10
EE241

Intel Pentium (II) microprocessor

EE141 21

Silicon in 2010
Density Access Time
(Gbits/cm2) (ns)
Die Area: 2.5x2.5 cm
DRAM 8.5 10
Voltage: 0.6 V
DRAM (Logic) 2.5 10
Technology: 0.07 µm
SRAM (Cache) 0.3 1.5

Density Max. Ave. Power Clock Rate

(Mgates/cm2) (W / cm2) (GHz)
Custom 25 54 3
Std. Cell 10 27 1.5
Gate Array 5 18 1
Single-Mask GA 2.5 12.5 0.7
FPGA 0.4 4.5 0.25
EE141 22

11
EE241

The Challenge

Source: sematech97

A growing gap between design complexity and design productivity

EE141 23

Design Abstraction Levels

SYSTEM

MODULE
+

GATE

CIRCUIT

DEVICE
G
S D
n+ n+

EE141 24

12