nnnnn

Introduction To Logic Synthesis Using Verilog HDL