Академический Документы
Профессиональный Документы
Культура Документы
Instructions, which are used to transfer data from one register to another register, from memory to register or register to memory, come under this group. When an instruction of data transfer group is executed, data is transferred from the source to the destination without altering the contents of the source.
[r1]
Example:
[r2].
Initially
After execution
Flags Affected Addressing mode Memory require Machine Cycle require T- States
B=10H.
B=10H.
Register.
C=20H.
C=10H.
2
7
EXAMPLE:
MOV C, M Move the content of memory location (M) , whose adders is in H-l pair {2000H} to register C
Initially content of memory location (M) 32H After execution content of memory location (M) 32H
C=00 H. C=32H.
Register C H- L
20 00 H
32H
32 00 H H
1Byte Instruction 2
7
EXAMPLE:
MOV M,C Move the content of register C to memory location (M) whose adders is in H-l pair {2000H}
Initially content of memory location (M) 00 H After execution content of memory location (M) 32H
C=32 H. C=32H.
Register C H- L
20 00 H
00H 32H
32 H
B=40H B=30H
No flags affected. Immediate. 2Byte Instruction 2 7
data.(8 bit)
No flags affected. Immediate.
Memory require
Machine Cycle require T- States
2Byte Instruction
2 7
=40H =32H
H- L
20 00 H
40H 32H
32 H
No flags affected.
Immediate. 3Byte Instruction 3
T- States
10
[A]
Flags Affected
[adders].
No flags affected.
Addressing mode
Memory require Machine Cycle require T- States
Direct
3Byte Instruction 4 13
Accumulator
2000 H
32H
40 32 H H
[A]
Flags Affected
[adders].
No flags affected.
Addressing mode
Memory require Machine Cycle require T- States
Direct
3Byte Instruction 4 13
Accumulator
2000 H
40H 32H
32 H
[L] [H]
Flags Affected Addressing mode Memory require Machine Cycle require
[addr], [addr+1].
No flags affected. Direct 3Byte Instruction 5
T- States
16
2000 H 2001 H
32H 23H
00 32 HH 23 00 HH
L H
[L] [H]
Flags Affected Addressing mode Memory require Machine Cycle require
[addr], [addr+1].
No flags affected. Direct 3Byte Instruction 5
T- States
16
2000 H 2001 H
32 H 23 H
L H
[A]
[Rp].
Flags Affected
No flags affected.
Addressing mode
Memory require Machine Cycle require T- States
Indirect
1Byte Instruction 2 7
B- C
Accumulator
20 00 H
32H
40 32 H H
[A]
[adders].
Flags Affected
No flags affected.
Addressing mode
Memory require Machine Cycle require T- States
Register indirect
1Byte Instruction 2 7
Accumulator
20 00 H
32H 00H
32 H
After execution
Flags Affected