Академический Документы
Профессиональный Документы
Культура Документы
Basic
Structure of Computers
Functional Units
Functional Units
Arithmetic
and
logic
Input
Memory
Output
Control
I/O
Figure1.1.Basicfunctionalunitsofacomputer.
Processor
Information Handled by a
Computer
Instructions/machine
instructions
Data
Encoded
Memory Unit
Store
Primary storage
Fast
Programs must be stored in memory while they are being executed
Large number of semiconductor storage cells
Processed in words
Address
RAM and memory access time
Memory hierarchy cache, main memory
Control Unit
Action for
branches
Instruction fetch
IR = MEM[PC]
PC = PC + 4
A = Reg[IR[25-21]]
B = Reg[IR[20-16]]
ALUOut = PC + (sign extend (IR[15-0])<<2)
Execution, address
computation, branch/jump
completion
ALUOut = A op B
ALUOut = A+sign
extend(IR[15-0])
Reg[IR[15-11]] =
ALUOut
Load:MDR =Mem[ALUOut]
or
Store:Mem[ALUOut] = B
Load: Reg[IR[20-16]] =
MDR
IF(A==B) Then
PC=ALUOut
Action for
jumps
PC=PC[3128]||(IR[250]<<2)
Basic Operational
Concepts
Review
A Typical Instruction
Add LOCA, R0
Add the operand at memory location LOCA to the
operand in a register R0 in the processor.
Place the sum into register R0.
The original contents of LOCA are preserved.
The original contents of R0 is overwritten.
Instruction is fetched from the memory into the
processor the operand at LOCA is fetched and
added to the contents of R0 the resulting sum is
stored in register R0.
LOCA, R1
Add R1, R0
Whose contents will be overwritten?
MAR
MDR
Control
PC
R0
R1
Processor
IR
ALU
Rn
ngeneralpurpose
registers
Figure1.2.Connectionsbetweentheprocessorandthememory.
Registers
Instruction
register (IR)
Program counter (PC)
General-purpose register (R0 Rn-1)
Memory
devices
PC is set to point to the first instruction
The contents of PC are transferred to MAR
A Read signal is sent to the memory
The first instruction is read out and loaded
into MDR
The contents of MDR are transferred to IR
Decode and execute the instruction
General-purpose register
Memory (address to MAR Read MDR to ALU)
Perform
operation in ALU
Store the result back
To general-purpose register
To memory (address to MAR, result to MDR Write)
During
Interrupt
Bus Structures
There
Bus Structure
Single-bus
Input
Output
Memory
Figure1.3.Singlebusstructure.
Processor
Speed Issue
Different
Performance
Performance
The
Hardware design
Instruction set
Compiler
Performance
Cache
memory
Bus
Figure1.5.
Theprocessorcache.
Processor
Performance
The
Processor Clock
Clock,
N S
T
R
How to improve T?
Clock Rate
Increase
clock rate
Increases
between N and S
A key consideration is the use of pipelining
Reduced
Compiler
Performance Measurement
T is difficult to compute.
Measure computer performance using benchmark programs.
System Performance Evaluation Corporation (SPEC) selects and
publishes representative application programs for different application
domains, together with test results for many commercially available
computers.
Compile and run (no simulation)
Reference computer
1
n
Multiprocessors and
Multicomputers
Multiprocessor computer
Multicomputers