Академический Документы
Профессиональный Документы
Культура Документы
Chapter 5 Sequential
Circuits
Part 2 Sequential Circuit Design
Charles Kime & Thomas Kaminski
2008 Pearson Education, Inc.
(Hyperlinks are active in View Show mode)
Overview
Part 1 - Storage Elements and Sequential
Circuit Analysis
Part 2- Sequential Circuit Design
Specification
Formulation
State Assignment
Flip-Flop Input and Output Equation
Determination
Verification
Specification
Formulation - Obtain a state diagram or state table
State Assignment - Assign binary codes to the states
Flip-Flop Input Equation Determination - Select flip-flop
types and derive flip-flop equations from next state entries in the
table
Specification
Component Forms of Specification
Written description
Mathematical description
Hardware description language*
Tabular description*
Equation description*
Diagram describing operation (not just structure)*
Relation to Formulation
If a specification is rigorous at the binary level
(marked with * above), then all or part of
formulation may be completed
Chapter 5 - Part 2 4
Examples:
State A represents the fact that a 1 input has occurred among
the past inputs.
State B represents the fact that a 0 followed by a 1 have
occurred as the most recent past two inputs.
Chapter 5 - Part 2 5
Chapter 5 - Part 2 7
State Assignment
Each of the m states must be assigned a
unique code
Minimum number of bits required is n
such that
n log2 m
where x is the smallest integer x
There are useful state assignments that use
more than the minimum number of bits
There are 2n - m unused states
Chapter 5 - Part 2 8
Chapter 5 - Part 2 10
A 1/0
1/0
1/0
0/0
1/1
A 1/0 B
D
C
Transition arcs are used to denote the output function (Mealy Model)
Output 1 on the arc from D means the sequence has been recognized
To what state should the arc from state D go? Remember: 1101101 ?
Note that D is the last state but the output 1 occurs for the input
applied in D. This is the case when a Mealy model is assumed.
Chapter 5 - Part 2 11
1/0
0/0
1/1
1/0
1/0
0/0
1/1
The state have the following abstract meanings:
A: No proper sub-sequence of the sequence has
occurred.
B: The sub-sequence 1 has occurred.
C: The sub-sequence 11 has occurred.
D: The sub-sequence 110 has occurred.
The 1/1 on the arc from D to B means that the last 1
has occurred and thus, the sequence is recognized.
Chapter 5 - Part 2 13
1/0
1/0
0/0
Answer:
1/1
"0" arc from A
"0" arc from B
"1" arc from C
"0" arc from D.
Chapter 5 - Part 2 14
1/0
1/0
1/0
0/0
0/0
1/1
0/0
0/0
A
1/0
1/0
1/0
0/0
0/0
1/1
0/0
Present
State
A
B
C
D
Next State
x=0 x=1
Output
x=0 x=1
Chapter 5 - Part 2 16
1/0
1/0
0/0
Present
State
A
B
C
D
Next State
x=0 x=1
A
B
A
C
D
C
A
B
Output
x=0 x=1
0
0
0
0
0
0
0
1
1/0
C
0/0
1/1
0/0
Chapter 5 - Part 2 18
D/0
0
A/0
Next State
x=0 x=1
A
B
A
C
D
C
A
E
A
C
1
1
B/0 1
0
1
0
Output
y
0
0
0
0
1
C/0
D/0
E/1
0
Chapter 5 - Part 2 20
Next State
x=0 x=1
A
B
A
B
Output
x=0 x=1
0
0
0
1
Next State
x=0 x=1
A
B
A
C
D
C
A
B
Output
x=0 x=1
0
0
0
0
0
0
0
1
00
00
11
00
01
10
10
01
0
0
0
0
0
0
0
1
Chapter 5 - Part 2 23
00
00
10
00
01
11
11
01
0
0
0
0
0
0
0
1
Chapter 5 - Part 2 24
0 0
0 1
Y2
0 0
Y1
1 1
D2
0
0 1
0
0 0
Y2
0
0 1
Y1
Y1
0
1 0
0
0
Y2
0
1
Chapter 5 - Part 2 25
0 0
0 1
Y2
0 0
Y1
1 1
D2
0
0 1
0
0 0
Y2
0
0 1
Y1
Y1
0
1 0
0
0
Y2
0
1
D1 = Y1Y2 + XY1Y2
D2 = XY1Y2 + XY1Y2 + XY1Y2
Z = XY1Y2
Gate Input Cost = 22
Chapter 5 - Part 2 26
0 0
0 1
Y2
1 1
Y1
0 0
D2
0
0 1
0
0 1
Y2
0
0 1
Y1
Y1
0
0 1
0
0
Y2
0
1
Chapter 5 - Part 2 27
0 0
0 1
Y2
1 1
Y1
0 0
D2
0
0 1
0
0 1
Y2
0
0 1
Y1
Y1
0
0 1
0
0
Y2
0
1
D1 = Y1Y2 + XY2
Gate Input Cost = 9
D2 = X
Select this state assignment to
Z = XY1Y2 complete design in slide
Chapter 5 - Part 2 28
0001
0001
1000
0001
0010
0100
0100
0010
Output
x=0x=1
0
0
0
0
0
0
0
1
Chapter 5 - Part 2 30
Map Technology
Library:
Initial Circuit:
D Flip-flops
with Reset
(not inverted)
NAND gates
with up to 4
inputs and
inverters
X
Clock
Reset
Y1
D
C
R
Z
Y2
D
C
R
Chapter 5 - Part 2 32
Y1
C
R
Z
Clock
Y2
C
R
Reset
Chapter 5 - Part 2 33
Example 3 (continued)
Complete the state diagram:
00
Reset
A/00
01
C/10
B/01
Chapter 5 - Part 2 35
Example 3 (continued)
Complete the state table
X 1X 0
Y1Y0
00
01
11
10
Z1Z0
A (00)
00
B (01)
- (11)
X
X
State
Assignment: (Y ,Y ) = (Z ,Z )
C (10)
X
X
X
X
00
01
11
10
1
0
1
0
Codes are in gray code order to ease use of K-maps in the next step
Chapter 5 - Part 2 36
Example 3 (continued)
Find optimized flip-flop input equations for D flip-flops
D1
Y1
D0
X1
X1
X X X X
X
X0
Y0
Y1
X X X X
Y0
X
X0
D1 =
D0 =
Chapter 5 - Part 2 37
Y1
X0
Z1
C
R
Y0
Z0
C
R
Reset
Clock
Chapter 5 - Part 2 38
J-K Flip-flop
Behavior
Same as S-R flip-flop with J analogous to S and K
analogous to R
Except that J = K = 1 is allowed, and
For J = K = 1, the flip-flop changes to the opposite
state
As a master-slave, has same 1s catching behavior
as S-R flip-flop
If the master changes to the wrong state, that state
will be passed to the slave
E.g., if master falsely set by J = 1, K = 1 cannot reset it
during the current clock cycle
Chapter 5 - Part 2 40
Symbol
To avoid 1s catching
behavior, one solution
used is to use an
edge-triggered D as
the core of the flip-flop
J
C
K
J
K
D
C
Chapter 5 - Part 2 41
T Flip-flop
Behavior
Has a single input T
For T = 0, no change to state
For T = 1, changes to opposite state
Chapter 5 - Part 2 42
T Flip-flop (continued)
Implementation
Symbol
To avoid 1s catching
behavior, one solution
used is to use an
edge-triggered D as
the core of the flip-flop
Chapter 5 - Part 2 43
Used in design
Excitation table - defines the flip-flop input
variable values as function of the current state
and next state
Chapter 5 - Part 2 44
D Flip-Flop Descriptors
Characteristic Table
D
Q(t+1) Operation
0
1
0
1
Reset
Set
Characteristic Equation
Q(t+1) = D
Excitation Table
Q(t+1)
0
1
Operation
0
1
Reset
Set
Chapter 5 - Part 2 45
T Flip-Flop Descriptors
Characteristic Table
T Q(t+1) Operation
0
Q(t)
No change
Q(t)
Complement
Characteristic Equation
Q(t+1) = T Q
Excitation Table
Q(t 1)
Operation
Q(t)
No change
Q(t)
Complement
Chapter 5 - Part 2 46
Q(t)
0
1
No change
Reset
Set
1 1
Undefined
Characteristic Equation
Q(t+1) = S + R Q, S.R = 0
Excitation Table
0
1
0
0 X No change
1 0 Set
0 1 Reset
X 0 No change
Chapter 5 - Part 2 47
0
1
0
1
Q(t)
0
1
Q(t)
No change
Reset
Set
Complement
Characteristic Equation
Q(t+1) = J Q + K Q
Excitation Table
Q(t) Q(t+1) J K Operation
0
0
1
1
0
1
0
1
0
1
X
X
X
X
1
0
No change
Set
Reset
No Change
Chapter 5 - Part 2 48
QD
D
C
QT
T
C
Chapter 5 - Part 2 49
QSR
QJK
Chapter 5 - Part 2 50
Terms of Use
All (or portions) of this material 2008 by Pearson
Education, Inc.
Permission is given to incorporate this material or
adaptations thereof into classroom presentations and
handouts to instructors in courses adopting the latest
edition of Logic and Computer Design Fundamentals as
the course textbook.
These materials or adaptations thereof are not to be
sold or otherwise offered for consideration.
This Terms of Use slide or page is to be included within
the original materials or any adaptations thereof.
Chapter 5 - Part 2 51