Академический Документы
Профессиональный Документы
Культура Документы
Basic Latch
Gated Latch
Flip-Flop
D Flip-Flop
D Flip-Flop
Master-Slave Flip-Flop
D Flip-Flop: Master-Slave
D Flip-Flop
D Flip-Flop: Symbols
10
11
Comparison of
Level-Sensitive and Edge-Triggered
Memory Elements
12
D
Clock
Qa
Clk Q
Qa
Qb
Qb
Qc
Qc
Gated D Latch
Positive Edge-triggered
D Flip-Flop
Negative Edge-triggered
D Flip-Flop
(a) Circuit
Clock
D
Qa
Gated D Latch
Qb
+ Edge-triggered D FF
Qc
- Edge-triggered D FF
13
Flip-Flops
14
Clock
Clear
(a) Circuit
master
slave
Preset
D
Q
Q
Clear
(b) Graphical symbol
15
Flip-Flops
JK Flip-Flop
16
JK Flip-Flop
17
JK Flip-Flop
18
Flip-Flops
T Flip-Flop
19
T Flip-Flop
20
T Flip-Flop
21
Registers
22
Registers
Register
Consists of N Flip-Flops
Stores N bits
Shift Register
23
Registers
4-bit Register
24
25
Registers
26
2-to-1 Multiplexer
ECE 301 - Digital Electronics
27
Registers
28
common clock
Edge-triggered
Flip-Flop
29
Registers
Parallel-In Parallel-Out
Shift Register
30
Registers
Parallel-In Parallel-Out
Bi-directional Shift Register
32
33
Acknowledgments
34