Академический Документы
Профессиональный Документы
Культура Документы
CSE370, Lecture 14 1
The “WHY” slide
State diagrams
For combinational logic, truth table was an invaluable
visualization tool for a function. For sequential logic, state
diagram serves as a way to visualize a function.
CSE370, Lecture 14 2
State diagrams
How do we characterize logic circuits?
Combinational circuits: Truth tables
Sequential circuits: State diagrams
CSE370, Lecture 14 3
How do we store info? Feedback
Two inverters can hold a bit
As long as power is applied
"1"
"remember"
"load"
"data" "stored bit"
CSE370, Lecture 14 4
The SR latch
S R Q
0 0 hold
Reset R Q
0 1 0
Set S Q 1 0 1
1 1 disallow
CSE370, Lecture 14 5
NOR output is 1
SR latch behavior Only when both inputs are 0
R
S
Q
Q'
CSE370, Lecture 14 6
SR latch is glitch sensitive
Static 0 hazards can set/reset latch
Glitch on S input sets latch
Glitch on R input resets latch
0 R Q
S Q'
0
CSE370, Lecture 14 7
Example: SR latch
Begin by drawing the states
States Unique circuit configurations
Possible values for feedback (Q, Q') SR=10
SR=00 SR=00
S R Q
0 0 hold SR=01 Q Q' SR=01 Q Q' SR=10
0 1 0 0 1 1 0
SR=01 SR=10
1 0 1 SR=11
1 1 disallow
Q Q'
R SR=11 0 0 SR=11
Q
SR=00
SR=00
SR=01 SR=11 SR=10
S Q'
SR=10
R Q SR=00 SR=00
SR=01 Q Q' Q Q' SR=10
0 1 1 0
S Q'
SR=01
CSE370, Lecture 14 9
The D latch: store it and look it up
Output depends on clock
Input D Q Output
Clock high: Input passes to output
Clock low: Latch holds its output
Q Output
CLK
Qlatch
CSE370, Lecture 14 10
The D flip-flop
Input sampled at clock edge
Input D Q Output
Rising edge: Input passes to output
Otherwise: Flip-flop holds its output
Q Output
CLK
Qff
CSE370, Lecture 14 11
The D flip-flop
Input D Q Output
Q Output
CLK
CLK
Qff
CSE370, Lecture 14 12
The D latch
Input D Q Output
Q Output
CLK
CLK
Qlatch
CSE370, Lecture 14 13
How do we make a D flip flop?
D Z
CSE370, Lecture 14 14
How do we make a D flip flop?
Falling edge-triggered flip-flop
CSE370, Lecture 14 15
Terminology & notation
Rising-edge triggered
D flip-flop Positive D latch
Input D Q Output Input D Q Output
Q Output Q Output
CLK CLK
Falling-edge triggered
D flip-flop Negative D latch
Input D Q Output Input D Q Output
Q Output Q Output
CLK CLK
CSE370, Lecture 14 16
Latches versus flip-flops
D Q CLK
Q
D
CLK
Qff
D Q
Q Qlatch
CLK
behavior is the same unless input
changes while the clock is high
CSE370, Lecture 14 17
The master-slave D
CLK
CSE370, Lecture 14 18
T flip-flop
Full name: Toggle flip-flop
CSE370, Lecture 14 19
Clear and preset in flip-flops
CSE370, Lecture 14 20