Hardware Implementation of QPSK Modulator for Satellite Communication

Presented By : Kiran Prajapati Pradeep Santdasani Internal Guide : Dhara Shah Lecturer (EC Dept.) L C Institute of Tech. External Guide : E P Balasubramanian Group Director SPSG Space Application Center (ISRO)

Agenda
y Overview of Satellite Communication y Overview of Digital Modulation y Description of QPSK Modulator y Steps of Project Implementation y Matlab Simulation of QPSK Modulator y Hardware Implementation of QPSK Modulator y Results y Conclusion y Future Scope

QPSK Modulator

22 June 2011

Overview of Satellite Communication

y Digital

Modulation schemes are used in Satellite Communication Systems.

QPSK Modulator

22 June 2011

Overview of Digital Modulation

y Any features of a carrier signal

amplitude, frequency, or phase can be digitally modulated .

y ASK = Amplitude Shift Keying y FSK = Frequency Shift Keying y PSK = Phase Shift keying

QPSK Modulator

22 June 2011

Description of QPSK Modulator

Phase Shift Keying :

y An M-phase PSK modulator puts the

Data

BPSK

phase of carrier into one of M - states according to the value of a input .

QPSK
y By increasing states , it can transmit

more data in same bandwidth

8PSK

QPSK Modulator

22 June 2011

Description of QPSK Modulator

Block Diagram
sin
ct

Constellation
Q - Signal
0 bit = 90 o

I data Modulator Output

01 bit =135 o

00 bit = 45 o

+
Q data

0 bit = 0 o 1 bit = 180

o

I - Signal

Cos
6

ct

11 bit = 225 o 1 bit = 270 o

10 bit = 315 o

QPSK Modulator

22 June 2011

Description of QPSK Modulator

Equations
I Data Q data I Mod O/P Q Mod O/P QPSK O/P QPSK O/P Phase 0 0 sin
ct

Phasor Diagram
Q - Signal
+cos
ct

cos

ct

sin

ct

+ cos

ct

45
sin (
ct

= sin ( wct + 45 ) 0 1 sin

ct

+ 135 )

sin (

ct

+ 45 )

-cos

ct

sin

ct

- cos
ct

ct

135 I - Signal

= sin ( 1 0 - sin
ct

+ 135)
ct

cos

ct

- sin = sin (

ct

+ cos
ct

315

-sin

ct

+sin

ct

- 45 )

- sin

ct

-cos

ct

- sin = sin (

ct

- cos

ct

225
sin (
ct

ct

- 135 )

- 135 ) -cos
ct

sin (

ct

- 45 )

QPSK Modulator

22 June 2011

Description of QPSK Modulator

Time Domain

QPSK Modulator

22 June 2011

Steps of Project Implementation

y Matlab Simulation y Simulation on Xilinx FPGA y Implementation on Virtex 4 y Testing and Debugging

QPSK Modulator

22 June 2011

Matlab Simulation of QPSK Modulator

QPSK Modulator Block Diagram
I data Unipolar to Bipolar Upsampling Multiplier Adder Q data Unipolar to Bipolar

Upsampling

Multiplier

90o

Carrier
10 QPSK Modulator 22 June 2011

Matlab Simulation of QPSK Modulator

Upsampling

11

QPSK Modulator

22 June 2011

Matlab Simulation of QPSK Modulator

I - Signal Modulation

12

QPSK Modulator

22 June 2011

Matlab Simulation of QPSK Modulator

Q Signal Modulation

13

QPSK Modulator

22 June 2011

Matlab Simulation of QPSK Modulator

QPSK Time Domain Signal

14

QPSK Modulator

22 June 2011

Matlab Simulation of QPSK Modulator

Baseband Spectrum

15

QPSK Modulator

22 June 2011

Matlab Simulation of QPSK Modulator

QPSK Spectrum

16

QPSK Modulator

22 June 2011

Matlab Simulation of QPSK Modulator

Root Cosine Filter
It is used for band limit the signal bandwidth . y The objective is to create a pulse that resembles the sin x/x shape.
y

So that receiver samples at intervals of Tb , where Tb is the bit period . y At the sampling instant , the tails from all preceding pulses have zero values
y

17

QPSK Modulator

22 June 2011

Matlab Simulation of QPSK Modulator

QPSK Modulator Block Diagram
I data Unipolar to Bipolar

Upsampling

Shaping

Multiplier Adder

Q data

Unipolar to Bipolar

Upsampling

Shaping

Multiplier 90o Carrier

18

QPSK Modulator

22 June 2011

Matlab Simulation of QPSK Modulator

QPSK Spectrum

19

QPSK Modulator

22 June 2011

Matlab Simulation of QPSK Modulator

QPSK Bandwidth
1 fd   E 1 2

Bandwidth

Carrier Frequency c = 25 MHz Data Frequency d = 25 MHz Roll off Factor = 0.3

Bandwidth = 16.25 MHz

20

QPSK Modulator

22 June 2011

Hardware Implementation of QPSK Modulator

Digital Signal Processing (DSP) in FPGA :
y DSP algorithm has sum of products of equations

y ?n A ! bk x?n  k A
k !0

y DSP systems are required to perform intensive arithmetic operations such as

multiplications and additions. y FPGAs can be used to implement DSP system as they provide tremendous computational power by using highly parallel architecture for high performance. y FPGAs dedicated for DSP has Embedded multipliers and distributed RAM for storage of coefficients.

21

QPSK Modulator

22 June 2011

Hardware Implementation of QPSK Modulator

Field Programmable Gate Array (FPGA)
y It consists of I/O buffers, an array

of configuration logic blocks and programmable interconnect structures. y Programming of the interconnect structure is accomplished by RAM cells whose o/p terminals are connected to the gates of MOS pass transistor

22

QPSK Modulator

22 June 2011

Hardware Implementation of QPSK Modulator

Virtex 4 (SX Family)
y Virtex 4 development kit is based on

the 4VSX35 FPGA

y SX

family applications

is

focused

for

DSP

y It has embedded multipliers which

increases speed in MAC operations

23

QPSK Modulator

22 June 2011

Hardware Implementation of QPSK Modulator

Xilinx ISE

y The Integrated Software Environment (ISE) is the Xilinx design software suite

that allows taking design from design entry through Xilinx device programming.

Design Entry

Synthesis

Implementation

Verification

Device Configuration

24

QPSK Modulator

22 June 2011

Hardware Implementation of QPSK Modulator

QPSK Modulator Block Diagram
Look Up Table sinwct I Carrier I data Unipolar to bipolar Shaping filter

QPSK Modulated Signal +

Q data

Unipolar to bipolar

Shaping filter Q Carrier Look Up Table coswct

22 June 2011

25

QPSK Modulator

Hardware Implementation of QPSK Modulator

Lookup Table Method
y The lookup-table method is technique used for generating periodic waveforms. y It involves reading a series of stored data values that represent the waveform.

26

QPSK Modulator

22 June 2011

Hardware Implementation of QPSK Modulator

I & Q Carrier Signal Generation

27

QPSK Modulator

22 June 2011

Hardware Implementation of QPSK Modulator

QPSK Modulated Signal
Simulated Implemented

28

QPSK Modulator

22 June 2011

Hardware Implementation of QPSK Modulator

QPSK Spectrum

29

QPSK Modulator

22 June 2011

Results
QPSK Spectrum :
Simulated Implemented

30

QPSK Modulator

22 June 2011

Results
Hardware Setup :

31

QPSK Modulator

22 June 2011

Conclusion
QPSK modulator has been successfully implemented on the Xilinx Virtex 4 Development kit. QPSK Modulator is simulated in Matlab Software to verify and compare its functionality taking into account the limitations imposed by the hardware The modulator algorithm has been implemented on FPGA using the VHSIC hardware description language (VHDL) on Xilinx ISE 8.2i. Simulated waveform is compared with actual output on the digital oscilloscope and spectrum analyzer. The designed modulator may be used as a test bed for the functional verification of various RF subsystems which requires to be parameterized under modulated signal conditions

32

QPSK Modulator

22 June 2011

Future Scope
The hardware module can be functionally extended to the following to support a variety of applications:
y QPSK Demodulator y Multi Carrier QPSK Modulator y Higher Order Digital Modulator and Demodulator

33

QPSK Modulator

22 June 2011

References

y Modern Digital and Analog Communication Systems By B.P. LATHI y Satellite Communication ByWilliam Pratt y Contemporary Communication Systems using Matlab By John G. Proakis y VHDL Primer By J.Bhasker y Digital Systems Design withVHDL and Synthesis By K.C.Chang y User Guide of Xilinx ISE y Datasheet ofVirtex - 4 y Datasheet of P240 Prototype Module

34

QPSK Modulator

22 June 2011

Thanks