Академический Документы
Профессиональный Документы
Культура Документы
Muhammad Zeeshan
SDH OVERVIEW
SDH Definition
Synchronous Digital Hierarchy (SDH) is a standard which is developed by the International Telecommunication Union (ITU) It is documented in standard G.707 and its extension G.708 It was developed to replace the Plesiochronous Digital Hierarchy (PDH) system for transporting large amounts of telephone and data traffic and to allow for interoperability between equipment from different vendors
4
Limitation of PDH
INTERFACES:
Electrical interfaces
There are only regional standards, instead of universal standards
Optical interfaces
No unified standards for optical line equipments, manufacturers develop equipment according to their own standards
PDH Network
Standard electric interface
Manufacturer A Manufacturer B Manufacturer B
2Mbit/s or 34Mbit/s
Limitations of PDH
MULTIPLEXING METHOD:
Asynchronous Multiplexing Code rate justification is required for matching and accepting clock difference The locations of the low-rate signals in high-rate signals are not regular nor fixed
Limitations of PDH
Japanese Series
1.6Gb/s 4 400Mb/s 4 100Mb/s 3 32Mb/s 5 6.3Mb/s 4 1.5Mb/s 4 24 64Kb/s
8
European Series
565Mb/s 4 139Mb/s 4 34Mb/s
274Mb/s 6 3
45Mb/s 7 6.3Mb/s
4 8Mb/s
3 30
4 2Mb/s
Limitations of PDH
Adding and Dropping in PDH
Optical/Electrical
140/34 Mb/s
Electrical/Optical
34/140Mb/s
34/8 Mb/s
8/34 Mb/s
demultipexing
8/2 Mb/s 2/8 Mb/s
multiplexing
2 Mb/s
9
Limitations of PDH
OPERATION & MAINTENANCE (OAM)
PDH signal frame structure has very few overhead bytes for Operation, Administration, and Maintenance (OAM)
10
Optical interfaces
Optical interfaces adopt universal standards. Line coding of SDH signals involves scrambling, instead of inserting redundancy codes
11
SDH Network
Standard optical interface
Manufacturer A Manufacturer B
12
PDH signals
SDH
13
SDH Multiplexing
STM-N
N
STM-256
4
STM-64
4
STM-16
4
STM-4
4
STM-1
STM-1, 2, 34, 140 Mb/s
14
SDH higher-rate signal (STM-4,16,64) is exactly 4 times that of the lower-rate signal (STM-1)
15
155Mbit/s
Optical interface
ADM
155Mbit/s
Optical interface
2Mbit/s
Electric signal
16
COMPATIBILITY
SDH network and the existing PDH network can work together SDH network can accommodate the signals of other hierarchies such as ATM, FDDI, and Ethernet
17
9 Rows
P O H
9
RSOH: RSOH: Regenerator Section Overhead MSOH: MSOH: Multiplex Section Overhead POH: POH: Path Overhead AUPTR: Administrative Unit Pointer AUPTR:
20
9 Rows
P O H
9N
RSOH: RSOH: Regenerator Section Overhead MSOH: MSOH: Multiplex Section Overhead POH: POH: Path Overhead AUPTR: Administrative Unit Pointer AUPTR:
21
22
1st Byte
2430th Byte
2430
STMSTM-1 Frame # 1
23
24
RSOH, MSOH, and POH compose the integrated monitoring system of SDH.
25
26
Regenerator
Regenerator has the job of regenerating the clock and amplitude relationships of the incoming data signals that have attenuated and distorted by dispersion The regenerator replaces the RSOH bytes before re-transmitting the signal
STM-N
Regenerator
STM-N
27
Terminal Multiplexer
Terminal multiplexers are used to combine
plesiochronous and synchronous input signals into higher bit rate STM-N signals
PDH SDH
Terminal Multiplexer
STM-N
28
ATM
IP
SDH
PDH
Customers
29
The overheads are always generated at the beginning of a section and only evaluated at the end of a section
Path
Multiplex Section Terminal Multiplexer REG Add/Drop Multiplexer REG Terminal Multiplexer
REG
Regenerator Section
30
Overhead Layer
31
32
33
SDH MULTIPLEXING
SDH Multiplexing
SDH Multiplexing includes:
Low to high rate SDH signals (STM-1 STM-N) PDH to SDH signals (2M, 34M & 140M STM-N) Other hierarchy signals to SDH Signals (ATM STM-N)
35
TUG-3 7
TU-3
VC-3
C-3
34368 kbit/s
36
MAPPING
SDH mapping is a procedure by which tributaries are adapted into virtual containers at the boundary of an SDH network, for example, E1 into VC-12, E3 into VC-3, E4 into VC-4.
ALIGNING
SDH aligning is a procedure by which the frame-offset information is incorporated into the tributary unit, by adding a pointer The pointer value constantly locates the start point of the VC frame within the payload, so that the receiving end can correctly separate the corresponding VC
MULTIPLEXING
SDH multiplexing is the procedure by which multiple lower order path layer signals are adapted into a higher order path
37
Multiplexing Structure
C: Container VC: Virtual Container TU: Tributary Unit TUG: Tributary Unit Group AU: Administrative Unit AUG: Administrative Unit Group
38
VC12
POH
4 1
C12
2 Mbps Signal
9
C12
9
125 s
MAPPING
125 s
C-12 Size: (9 Rows x 4 Columns) 2 = 34 Bytes C-12 Frame Duration = 125 s VC-12 = C-12 + (1 Byte POH)
There can be four different POH bytes for one C-12 V5, J2, N2, K4
VC12
POH
TU12
POH
Multiplexing x3 4 1
TUG2
T U 12 T U 12 T U 12
12 1
C12
9
C12
PTR
125 s
ALIGNING
125 s
MULTIPLEXING
125 s
TU-12 = VC-12 + (1 Byte TU-PTR) TU-12 Size : (9 Rows x 12 Columns) = 36 Bytes TUG-2 = TU-12 + TU-12 + TU-12 TUG-2 size: (9 Rows x 12 Columns) = 108 Bytes TU-12 and TUG-2 Frame Duration = 125 s
40
TUG2
TUG3
T U G 2 T U G 2 T U G 2 T U G 2 T U G 2
86 T U G 2 9 1
125 s
125 s
41
VC4
T U G 3 T U G 3 T U G 3
261 1
125 s
125 s
VC-4 = TUG-3 + TUG-3 + TUG-3 + R (2 Columns) + POH (1 Column) VC-4 Frame Size = 9 Rows x 261 Columns = 2349 Bytes VC-4 Frame Duration = 125 s
42
1 1
VC4
261 1
AU4
270 1
AUG
270 1
STM-1
270
VC4
9
VC4
9
VC4
125 s
MSOH
125 s
125 s
125 s
2 Mb Multiplexing Route
2 Mb C-12 VC-12 TU-12 TG-2 TG-3 VC-4 AU-4 AUG STM-1
43
VC3
C3
125 s
85
P O H
C3
34 Mbps Signal
9 9
125 s
C-3 Frame Size: 9 rows x 84 columns = 756 Bytes C-3 Frame Duration: 125 s VC-3 = C-3 + (POH) POH = 9 Rows x 1 Column = 9 Byte
VC-3 Frame Size: 9 Rows x 85 Columns = 765 Bytes VC-3 Frame Duration: 125 s
44
TU3
VC3
TUG3
TU3
R
86 1
125 s
STUFFING
125 s
TU-PTR = 3 Byte Pointer (H1, H2 and H3) R (Fixed Stuffing Bits) = 6 Bytes (Fixed Stuffing Bits)
45
TUG3
TU3
R
86 1
x3
VC4
T U G 3 T U G 3 T 3
261 1
P OR R H
U G
125 s
125 s
VC-4 = TUG-3 + TUG-3 + TUG-3 + R (2 Columns) + POH (1 Column) VC-4 Frame Size = 9 Rows x 261 Columns = 2349 Bytes VC-4 Frame Duration = 125 s
46
1 1
VC4
261 1
AU4
270 1
AUG
270 1
STM-1
270
VC4
9
VC4
9
VC4
125 s
MSOH
125 s
125 s
125 s
34 Mb Multiplexing Route
34 Mb C-3 VC-3 TU-3 TUG-3 VC-4 AU-4 AUG STM-1
47
VC4
C4
125 s
261
P O H
C4
140 Mbps Signal
9 9
125 s
Rate Adaptation: The process of Bit stuffing, to account for different clock rates of the signals coming from different sources C-4 Frame Size: 9 rows x 260 columns = 2340 Bytes C-4 Frame Duration: 125 s
VC-4 = C-4 + (POH) POH = 9 Rows x 1 Column = 9 Byte
AU4
9 10
Multiplexing x 1 270 1 1
AUG4
9 10 270
AU-PTR
VC4
9
AU4
125 s
125 s
AU-PTR: A 9 byte pointer is inserted at Row No 4 AU4 Size: (1x9)+(9x261) = 2358 Bytes AU-4 and AUG Frame Duration: 125 s
In case of 140 Mb signal mapping in STM-1, AU-4 and AUG are identical
49
AUG4
270 1 1
AUG4
9 10 270 1 1 270
RSOH
AU4
AU4
5
STM-1
9
MSOH
125 s
125 s
125 s
RSOH Size: 3 Rows x 9 Columns = 27 Bytes MSOH Size: 5 Rows x 9 Columns = 45 Bytes STM-1 Size: 9 Rows x 270 Columns = 2430 Bytes STM-1 Frame Size: 125 s
50
OVERHEADS
Overhead Bytes
STM-1 Frame Structure
OVERHEAD
1
RSOH
AU-PTR
P O H
MSOH
9 1
270
PAYLOAD
52
53
A1 A1 B1 D1
A1 A2 A2 E1 D2
A2
J0 F1 D3
X X
X X
54
A1 and A2 Bytes
Frame Alignment (Framing) Bytes Indicate the beginning of the STM-N frame A1 = F6H (11110110), A2 = 28H (00101000) In STM-N: (3XN) A1 bytes, (3XN) A2 bytes
stream
STM-N
Frame # 1
STM-N
Frame # 2
STM-N
Frame # 3
STM-N
Frame # 4
STM-N
Frame # 5
STM-N
Frame # 6
A1 and A2 Bytes
Framing
Find A1,A2 Y
N 625 s
OOF
over 3ms
LOF
Next process
AIS
OOF: Out Of Frame LOF: Loss Of Frame AIS: Alarm Indication Signal
B1 Byte
Bit interleaved Parity Code (BIP-8) Byte A parity code (even parity), used to check the transmission errors over the RS
BIP-8
A1 A2 A3 A4
STM-N
Tx
Calculate B1 of STM-N #1 Place the result of BIP in B1 of STM-N #2 Verify B1 B2
Rx
1#STM-N 2#STM-N
2#STM-N
B 01011010
1#STM-N
F1 Byte
User Channel Byte: F1
Provides a 64 kb/s data/voice channel for special maintenance purposes.
TM
REG F1
ADM
TM
59
E1 and E2 Bytes
Orderwire Bytes: Provides one 64 kbps each for voice communication E1: RS Orderwire Byte RSOH orderwire message E2: MS Orderwire Byte MSOH orderwire message
TM
ADM E1 and E2
REG
TM
Quiz
If only E2 byte is used as order wire byte, then order wire voice communication is provided between:
A and B B and C C and D
61
Quiz
If only E1 byte is used as order wire byte, then order wire voice communication is provided between:
A and B B and C C and D A and D
62
D1 ~ D12 Bytes
Data C i ati C annel (DCC) tes Message- ased C annel f r M et een s and RS-DCC D1 ~ D3 192 it/s (3X64 it/s) MS-DCC D4 ~ D12 6 it/s (9X64kbit/s) MS
NE
NE DCC channel
NE
NE
TMN
OAM Information: Control, Maintenance, Remote Provisioning, Monitoring (Alarm & Performance), Administration
B2 K1 D5 D8
D11
K2 D6 D9
D12
S1
M1 E2
64
B2 Bytes
The B1 byte monitors the transmission error of the complete STM-N frame signal The B2 bytes monitor the error performance status for each STM-1 frame within the STM-N frame There are N*3 B2 bytes in an STM-N frame with every three B2 bytes corresponding to an STM-1 frame
65
B2 Bytes
B2 Byte Principle
At transmitting end, the BIP-Nx24 is computed over all bits of the STMN frame except for the first three rows of SOH, and the result is placed in 3 bytes B2 of the preceding frame before scrambling. At receiving end, the BIP- Nx24 is computed over all bits of the frame except for the first three rows of SOH, and then Exclusive OR with the B2 bytes of the later arrived frame. If the value of Exclusive OR operation is zero, there is no bit block error. Any mismatch in result indicates transmission errors.
11001100 11001100 11001100 01011101 01011101 01011101
For example BIP-N24 is computed over a frame of signal composed of 9 bytes.
BIP24
66
67
NE-B
K2
Standby path
Working path
K1
Standby path
68
S1 Byte
Synchronization Status Message Byte (SSMB) This byte is used for synchronization of network Bits 5 to 8 of S1 byte indicate the quality of the incoming clock The smaller the value of S1 (b5-b8), the higher the level of clock quality (b5This helps to determine whether or not to switch the clock source, i.e. switch to higher quality clock source bits 5 ~ 8 Meaning
0000 0010 0100 1000 1011 1111 Quality unknown (existing sync. Network) G.811 PRC G.812 transit G.812 local G.813 SETS (Synchronous Equipment Timing Clock) Do not use for sync.
M1 Byte
Multi lex Secti n Remote rror Indication MS-REI te This byte is used to report back the number of error blocks detected by the recei er by evaluating three 2 bytes Tx generate corresponding performance event MS-REI
Traffic
Tx
Rx
M1
M -REI
Generate MS-REI
Path Overheads
1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 10
J1 B3 C2 G1 F2 H4 F3 K3 N1
VC-n Path Trace Byte Path BIP-8 Path Signal Label Path Status Path User Channel TU Multiframe Indication Path User Channel AP Switching Network Operator
72
HP-REI
1 2 3 4
HP-RDI
5 6
Reserved
7 8
HP-REI: High order Path Remote Error Indication HP-RDI: High order Path Remote Defect Indication
73
75
Path Overheads
Low Order Path Overhead 1 1 V5 4 J2 N2 K4
VC-12
VC-12
VC-12
VC-12
LP-REI LP-RFI
3 4 5
Signal Label
6 7
LP-RDI
8
BIP-2
Parity code of VC-12
LP-REI
Low order Path Remote Error Indication LP-REI is set to "1" and returned to teh opposite direction if one or more errors are detected via BIP-2
LP-RFI
Low order Path Remote Failure Indication If a defect condition persists beyond the maximum allowed time, it becomes a failure, then LP-RFI is set to "1" and sent back to the source
Signal Label
Indicates type and composition of VC-12 tributary information
LP-RFI
Low order Path Remote Defect Indication If sink end detects a TU-12 AIS, it sets LP-RDI to "1" and sends back to the source
77
POINTERS
Pointers
Pointers
AU-PTR
TU-PTR
AU-PTR
1 RSOH
AUAU-PTR
MSOH
AU-PTR
H1
1
Y
2
Y
3
H2
4
F
5
F
6
H3
7
H3
8
H3
9
Y: Fixed value 1001SS11 F: Fixed value 11111111 H3: Additional transmission capacity during negative
justification H1 and H2: Pointer value is contained in the last ten bits of H1 and H2
81
AU-PTR
H1 and H2
N N N N S S I D I D I D I D I D
AU/TU type:
For AU-4 and TU-3, SS=10
TU-PTR
The tributary unit pointer is used to indicate the specific location of the first byte (V5) of the VC-12 within the TU-12 payload
83
TU-PTR
500 s VC-12 multiframe
VC-12
VC-12
VC-12
VC-12
V1
V2
V3
V4
TU POINTERS
THANK YOU