Академический Документы
Профессиональный Документы
Культура Документы
Stuck-at-0 Transition /0 Reset coupling Inversion coupling AND bridging Neighborhood pattern sensitive faults (active)
1 0 0 1 0
1 1
0 1 1
1 0
0 0
ADR ADR
ADR ADR
ADR ADR
ADR ADR
0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0
0
0 0 0 0
0 0 0 0 0 0 0 0
1 1 0 1 1 1
1 Stuck-at-1 1 1 1 0 1 0 0 1 1
Transition /1 Set coupling Inversion coupling OR bridging Neighborhood pattern sensitive faults (passive)
ADR ADR
x x x x x x x x
0 0 0 0 0 0 0 0
1 1 1 1 1 1 1 1
1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 1
1 1 1 1 1 1 1 1
1 0 1 0 0 1 0 1 1 0 1 0 1 0 0 1
0 0 0 0 0 0 0 0
C - algorithm
(w0) (r0,w1) (r1,w0) (r0,w1) (r1,w0) (r0)
0 0 0 0 0 0 0 0
1 0 1 0 0 1 0 1 1 0 1 0 1 0 0 1
0 0 0 0 0 0 0 0
1 0 1 0 1 0 1 0 1 0 0 1 0 1 0 1
1 1 1 1 1 1 1 1
1 0 1 0 0 1 0 1 1 0 1 0 1 0 0 1
0 0 0 0 0 0 0 0
1 0 1 0 1 0 1 0 1 0 0 1 0 1 0 1
1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
Number of steps: 10n Fault coverage: AFs, SAFs, TFs, CFins , CFids
Multiple data backgrounds to detect coupling and bridging faults between cells of the same word Multiple data backgrounds to detect coupling and bridging faults between cells of the same word For every pair of cells all four combinations are checked For every pair of cells all four combinations are checked 16backgrounds for backgrounds for 128-bitwide memory wide memory
128-bit
D0 D1 D2 D3 D4 D5 D6 D7 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 0 1 0 1 1 0 0 1 0 1 0 1 1 0 1 0 0 1 1 0 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 1 0 0 1 0 1 1 0 1 0 1 0
System logic
F F S S M M
Data generator Data generator Address generator Address generator Control generator Control generator
Fail
Start
Done
BIST mode
Memory
Memory
r0 w1 r0 w1 r0 w1 r0 w1 r1
Address M 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1
Memory
Memory
Memory array
Memory array
Memory array
Sin
MBIST mode
=?
Sout
Address Ctrl Data in Data out
Memory array
Clock
Runs at system clock speeds with single cycle read/write operations Uncovers speed-related defects Reduce test application time.
Clock Cycle 1 Clock Cycle 2 Clock Cycle 3 Clock Cycle 4 Clock Cycle 5
Clock Addr/Cntrl/ Data Memory Output Compare Circuitry Circuit Output Write
Setup Setup Read 1 Read 1 Setup Write 1 Read 1 Compare Read 1 Pass/Fail Read 1 Write 1 Setup Read 2 Setup Read 3 Read 2 Compare Read 2 Setup Write 2 Read 3 Compare Read 3 Pass/Fail Read 2
Diagnostics
Detect failing location/data during test Should diagnose speed related defects Two types - Hold and resume, Hold and restart How it works?
BIST controller stops after 1 (or 2) failures Fail data is scanned out BIST session resumes from where it stops (Hold and resume) BIST session restarts after fail data is scanned out (Hold and restart)
Full-speed diagnostics
MBIST controller
+
Restart
Diagnostic monitor
ATE
Memory Yield
Extra columns, rows, or rows and columns At the end of test - good, repairable, or non-repairable Repair data scanned out at the end of test
BIST GENERATION
Assign memories to controller (BIST Scheduling)
BIST INSERTION
Insert controllers in the design Stitch controllers to top-level
rst_l CLK
TDO
Programmable algorithms
Selection of algorithms
March1, March2, March3, Unique Address, Checkerboard, address jumping user defined prior to synthesis simple language number of sequences, backgrounds, sequence elements etc., defect mechanisms may not be known before fabrication memory BIST controller implements a class of algorithms field programmable parameters define active elements of test sequences
Synthesizable algorithms
Programmable algorithms
Summary
Key
Very
high quality test of embedded arrays BIST controller shared across a number of memory arrays to reduce area BIST diagnostics helps in gathering failure information Built-in repair results in yield improvement