Академический Документы
Профессиональный Документы
Культура Документы
5. About IC 7490.
9. About IC 7493.
CM-305.47 to 49 2
Recap
• What is a counter?
A sequential circuit that counts the number of input clock
pulses is called a counter.
CM-305.47 to 49 3
Need for ICs
• To design a counter in laboratory we need
CM-305.47 to 49 4
List of counter ICs
Some important TTL /CMOS counter ICs
are
IC Numbers Logic family Function
CM-305.47 to 49 5
Details of 7490
It is an asynchronous 4-bit decade counter.
CM-305.47 to 49 6
Details of 7490
It consists of two asynchronous master reset inputs
MR1 and MR2 which over ride both clocks and resets
all the flip-flops.
CM-305.47 to 49 7
Timing diagram of the Mod-10 counter
CM-305.47 to 49 8
Design procedure
• The design of Mod-10 ripple counter can be explained
with help of timing diagram.
CM-305.47 to 49 9
Design procedure
• Hence 4th flip-flop must be clocked with Q0 ,with its K=1 and
J must be connected from the output of the AND gate
whose inputs are Q1 and Q2.
CM-305.47 to 49 12
Pin configuration of 7490
CM-305.47 to 49 13
Working of 7490
It can be used as a divided by two counter, and as
decade counter.
CM-305.47 to 49 15
Details of 7492
If only CLK2 is applied it works as a Mod-6 counter in the
form of 3×2=6.
CM-305.47 to 49 16
Truth table of 7492
Count Q3 Q2 Q1 Q0
Initial 0 0 0 0
1 0 0 0 1
2 0 0 1 0
3 0 0 1 1
4 0 1 0 0
5 0 1 0 1
6 1 0 0 0
7 1 0 0 1
8 1 0 1 0
9 1 0 1 1
10 1 1 0 0
11 1 1 0 1
12 0 0 0 0
CM-305.47 to 49 17
Timing diagram of 7492
CM-305.47 to 49 18
Logic diagram of 7492
CM-305.47 to 49 19
Pin configuration of 7492
CM-305.47 to 49 20
Details of 7493
It is an asynchronous 4-bit binary counter.
This chip also provides gated reset inputs R01 and R02.
CM-305.47 to 49 21
Logic diagram of 7493
CM-305.47 to 49 22
Pin configuration of 7493
CM-305.47 to 49 23
Summary
• In this topic we have drawn the logic diagram of 7490 in
the form of 2×5=Mod-10 counter and understand its pin
configuration.
CM-305.47 to 49 24
Review questions
CM-305.47 to 49 25