Академический Документы
Профессиональный Документы
Культура Документы
CS401
Sabanci University erkays@sabanciuniv.edu
5/5/2012
Erkay Savas
Outline
Brief Overview What is under a computer program Components Roadmap for this class
5/5/2012
Erkay Savas
5/5/2012
Erkay Savas
5/5/2012
interface between hardware and low-level software instructions e.g. does a computer have an multiply instruction? instruction coding number of bits to represent data I/O mechanism. addressing mechanism 80x86/Pentium/K6, PowerPC, DEC Alpha, MIPS, SPARC, HP, ARM.
Erkay Savas 5
5/5/2012
Organization
Organization is how features are implemented in hardware
Transparent to programmers different implementations of the same architecture Control signals, interfaces, memory technology. e.g. Is there a hardware multiply unit or is it done by repeated addition?
5/5/2012
Erkay Savas
5/5/2012
Erkay Savas
Processing a C Program
High-level language program (in C)
swap (int v[], int k){ int temp; temp = v[k]; v[k] = v[k+1]; v[k+1] = temp; }
Assembler
5/5/2012
Functions of a Computer
Data processing Data storage Data movement Control
5/5/2012
Erkay Savas
Functions of a Computer
source & destination of data data movements apparatus
10
Control
Output
5/5/2012
Erkay Savas
System Interconnection
11
Motherboard
PS/2 connectors
USB 2.0
Parallel/Serial
Sound
Processor
IDE Connectors
Erkay Savas 12
5/5/2012
Data Cache
Bus
5/5/2012
Erkay Savas
13
Computer
peripherals CPU
I/O
computer
System interconnection
Memory
network
5/5/2012
Erkay Savas
14
CPU
ALU
Registers
CPU
5/5/2012
Erkay Savas
15
Memory
Nonvolatile:
ROM Hard disk, floppy disk, magnetic tape, CDROM, USB Memory
Volatile
DRAM used usually for main memory SRAM used mainly for on-chip memory such as register and cache DRAM is much less expensive than SRAM SRAM is much faster than DRAM
5/5/2012 Erkay Savas 16
5/5/2012
Erkay Savas
17
Computer Networks
Very essential aspect of computer systems
Communication Resource sharing Remote access
Range is limited to 1 kilometer 3 Mbit/s to 10 Gbit/s Coaxial cable to twisted pair to optical fiber Cross continents and backbone of the Internet
Erkay Savas 19
5/5/2012
Roadmap
Performance issues Instruction set of MIPS Arithmetic and ALU Constructing a processor to execute our instructions (datapath design) Pipelining Memory hierarchy: caches and virtual memory I/O Multiprocessors
5/5/2012 Erkay Savas 20